Codegen Experts, Given a MachineInstr that is a store, is there a general way to generate a MachineInstr load from the same address, somewhat analogous to how loadRegFromStackSlot is a general way to generate a MachineInstr load? I would rather not to have to re-code this for every target we might use. I can't find anything immediately obvious in TargetInstrInfo or other Target headers. Thanks! -Dave
Seemingly Similar Threads
- [LLVMdev] alias information on machine instructions
- [LLVMdev] alias information on machine instructions
- [LLVMdev] Being able to know the jitted code-size before emitting
- [LLVMdev] [Website] Error in the documentation on the website.
- [LLVMdev] X86 - Help on fixing a poor code generation bug