llvm dev - Mar 2010 - [LLVMdev] hazard recognizers for scheduling on x86?

Hi,

Are there any plans (ongoing works) to implement hazards recognizers
for in-order x86 processors (e.g. Atom)?

Regards,
Sergey Yakoushkin

Not that I am aware of. Patches welcome. :-)

Evan

On Mar 21, 2010, at 8:04 AM, Sergey Yakoushkin wrote:
> Hi,
> 
> Are there any plans (ongoing works) to implement hazards recognizers
> for in-order x86 processors (e.g. Atom)?
> 
> Regards,
> Sergey Yakoushkin
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev