Hi Axel,
I think this subject has been discussed on this list about half a year
ago. If you search the archives, you'll find the response from Josh, it
was basically that what you want is doable, if not easy. I was
considering doing this very same thing myself, but my interest is purely
as a hobby, and presently I don't even have enough time to finish my
flac implementation on the CUDA GPGPU which I have been playing with for
a while.
Do you see any particular application of such a design?
Boris
Axel Reimer wrote:> Hello,
>
> my name is Axel Reimer and I am new to this mailing list. I subscribed
> because I was just thinking about how hard it would be to implement a
> flac-decoder in VHDL (in order to use it on a Xilinx-FPGA).
>
> Since I am working at a University in Germany I was thinking of offering
> this project for students.
>
> What do you think. How much time would you suggest for such an
> implementation (if only one students with VHDL knowledge works on it)
> and where is a good point to start?
>
> Best regards,
>
> Axel
> _______________________________________________
> Flac-dev mailing list
> Flac-dev@xiph.org
> http://lists.xiph.org/mailman/listinfo/flac-dev
>
>