Is there any way to write patterns in Tablegen so that the same pattern can be used for a SDNode, Intrinsic and PatFrag nodes? Having to duplicate everything three times is messy and annoying to maintain. Maybe template patterns? Thanks, Micah -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20120516/5bc26f5c/attachment.html>
Apparently Analagous Threads
- [LLVMdev] Store patterns accepting i32 only?
- [LLVMdev] Vector immediates in tablegen w/o build_vector?
- [LLVMdev] Store patterns accepting i32 only?
- [LLVMdev] Creating tablegen patterns for intrinsics with no return value.
- [LLVMdev] How to define macros in a tablegen file?