Displaying 20 results from an estimated 1000 matches similar to: "New Digium TE207P for sale"
2014 Jan 09
2
How to read IRQs and timing slips values
Hi,
On a Asterisk 1.8.12 system working OK for months (>100k calls proceed),
users are complaining for bad audio.
My setup is:
PSTN <--E1/PRI ---> Asterisk <--- E1/PRI---> Siemens HiPath <---E1/PRI
---> PSTN
asterisk -rx "dahdi show version"
DAHDI Version: SVN-trunk-r10414 Echo Canceller: HWEC
asterisk -rx "pri show version"
libpri version: 1.4.12
A
2007 Aug 07
2
TE207P Question
I need help on my zaptel.conf and Zapata.conf for a TE207P
I'd like Span 1 to receive a PRI from the phone company(US PRI).
I'd like Span 2 to interface with a Nortel Phone system as a PRI(acting as the phone company)
Essentially my asterisk box is a man in the middle intercepting calls from the PRI passing certain DID to the Nortel, also intercepting calls from the Nortel passing them
2007 May 01
1
T1 interface
Would anyone care to recommend a T1 interface method for Asterisk that
would function as an (external) alternative to a PCI card like the
Digium TE120P? Like some sort of T1-SIP gateway?
Also, would anyone with experience using these products care to comment
on the practical value of the TE207P vs. the TE205P?
-------------- next part --------------
A non-text attachment was scrubbed...
Name:
2006 Nov 23
2
Digium through Octasic
We're looking at using 4 or 8 port T1 cards with echo cancellation and are evaluating brands to go with. We know that Sangoma has excellent solutions especially when it comes to echo. But we still have to hear about actual performance of a Digium card using the same Octasic DSP echo canceller.
Would appreciate hearing something on this.
---------------------------------
Sponsored Link
2007 May 28
1
Octasic echo cancellation
Hi,
I'm currently testing SoftEcho, an echo cancellation software for
Asterisk from Octasic. I noticed an important increase of the quality of
my coms, but I still have a few echo problems.
There is an ERL parameter which corresponds to an initial ERL value
probably to optimize the echo training or something in that kind.
Is there a way to monitor, using one of the zttools, the instant
2008 Feb 01
2
It's about time! -- Digium PCI-Express Cards
Just noticed this today:
Digium TE220B Dual Span T1/E1 PCI Express Card with Octasic DSP-based Echo
Cancellation Module<http://www.voipsupply.com/product_info.php?products_id=3352>
It's about time Digium got on the ball and made PCI-e cards. What are
people's experiences with this card? Anyone know if there are plans for a
PCI-e analog card for FXO use?
-------------- next part
2013 May 16
2
[LLVMdev] Undoing DAG Combiner patterns
Hi all,
It's the first LLVM backend we do for our asynchronous DSP. So, I apologize if this is a trivial question!
The target-independent DAG combiner performs the following transformation:
sub n, c -> add n, -c
For our target, negative constants are more costly to encode. What is the best place to revert to a sub instruction?
Kind regards,
-- Martin
2013 May 16
0
[LLVMdev] Undoing DAG Combiner patterns
On Thu, May 16, 2013 at 02:03:14AM +0000, Martin Filteau wrote:
> Hi all,
>
> It's the first LLVM backend we do for our asynchronous DSP. So, I apologize if this is a trivial question!
>
> The target-independent DAG combiner performs the following transformation:
>
> sub n, c -> add n, -c
>
It looks to me like this transformation would happen
2009 Aug 12
3
Creating an IAX/SIP-to-ISDN PRI gateway
Hi all,
I'd like to setup a really lean Asterisk installation that essentially has a full ISDN PRI (AT&T, T1, 23 B-chans, 1 D-chan, BZ8S, 5ESS, National dialplan) on a Digium TE207P adapter that all it does is convert the ISDN channels to SIP/IAX channels. Then I would add this Asterisk 'gateway' as a provider on one (or many) Asterisk systems on the back.
With such a config I
2013 May 16
1
[LLVMdev] Undoing DAG Combiner patterns
A better way to handle this is to a td pattern to match "add n, -c" to a subtraction. I believe several targets do something similar to this.
Evan
On May 16, 2013, at 7:12 AM, Tom Stellard <tom at stellard.net> wrote:
> On Thu, May 16, 2013 at 02:03:14AM +0000, Martin Filteau wrote:
>> Hi all,
>>
>> It's the first LLVM backend we do for our asynchronous
2007 May 18
2
TE212P octastic initialization failure
Hi,
I'm trying to get a TE212 working on a Dell PowerEdge 1850 running
Debian etch using the latest release of libpri (1.4.0), zaptel (1.4.2.1)
and asterisk (1.4.4). The initilization of the Octasic echo canceller
seems to fail when the wct4xxp module is loaded.
[...]
VPM450: echo cancellation for 64 channels
Failed to open chip, code 00103017!
VPM450: Failed to initialize
[...]
By looking
2009 Aug 13
2
PRI Gateway - Worth it?
Hi all,
I was looking to build a SIP-to-PRI gateway using Asterisk (as in my other post), but there is also an alternative of using a Cisco router with something like an NM-HDV module with a T1 VIC module and DSP channel banks.
The question is, would it be more reliable to offload all dahdi/zaptel/libpri type stuff to a dedicated gateway device (Asterisk or Cisco) and have the Asterisk PBX only
2006 Jun 20
10
TE420P/TE415P?
Hi,
I just read a pressrelease from VON that Digium will soon be releaseing
a couple of new cards. What got me interested was: "The TE420P and
TE415P support 128ms of G.168 (2002)-compliant echo cancellation across
their entire 128 channels."
Does anyone know when thease will be released and what they will cost
when released? Thanks!
2007 Dec 12
3
Load Balancing over 2 E1 Lines
Hi @ all,
i set a server to a costumer of mine with a TE207P for use with 2 E1 Lines.
I set them together into one group in zaptel/zapata.conf
The point is now, the customer has a free-volumina of 60k minutes per month,
per line.
How can i make a kind of load balancing, that both lines will be trafficed
the same way ?
I read something about DIAL(Zap/r1/.) for using round robin, and
2009 Oct 20
2
Kernel panic w/ DAHDI 2.x/Digium TE220B
I've seen this consistently on three systems, with three different
cards, and multiple versions of DAHDI. At first I thought the issue
only occurred on newer, Nehalem-based, systems, but I reproduced it on
a Core 2 Duo box as well. I've tested with dahdi-linux 2.2.0.2, dadhi-
linux-complete 2.0.0+2.0.0, 2.1.0.2+2.1.0.2, and 2.2.0.2+2.2.0. The
card is a Digium TE220B which uses the
2008 Feb 15
7
Digium stopped TDM400P production: alternatives??
Hi,
Digium stopped to produce TDM400P and the new TDM410 is too new to find
it in our shops. The only alternative available is a "fully-compatible"
Openvox product...but is it really "fully-compatible"? Any experience
about Openvox products (card and zaptel versions, etc...)?
Thank you!
Giorgio.
2013 Nov 18
2
[LLVMdev] Unaligned load/store for callee-saved 128-bit registers
On my (out-of-tree) target I have 16 128-bit registers.
Unaligned load/store are illegal. (must 16-bytes aligned)
8 of those registers are defined as callee-saved and 8 caller-saved.
The default stack size is 4 bytes.
The target implements dynamic stack realign to make sure the stack will
always be aligned correctly when necessary.
Yet I am still getting unaligned load/store when running this
2015 Mar 12
3
[LLVMdev] Question about shouldMergeGEPs in InstructionCombining
I think it would make sense for (1) and (2). I am not sure if (3) is
feasible in instcombine. (I am not too familiar with LoopInfo)
For the Octasic's Opus platform, I modified shouldMergeGEPs in our fork to:
if (GEP.hasAllZeroIndices() && !Src.hasAllZeroIndices() &&
!Src.hasOneUse())
return false;
return Src.hasAllConstantIndices(); // was return false;
2009 Aug 27
3
Digium Echo cancellation.
hi all,
any one know, about echo cancellation with digium card,
is it actually needed or it okay if we dont purchase because it increase
price which half of new card,
regards
Dhaval
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://lists.digium.com/pipermail/asterisk-users/attachments/20090827/8d6c680a/attachment.htm
2013 Nov 21
2
[LLVMdev] Unaligned load/store for callee-saved 128-bit registers
----- Original Message -----
> From: "Hal Finkel" <hfinkel at anl.gov>
> To: "Francois Pichet" <pichet2000 at gmail.com>
> Cc: "LLVM Developers Mailing List" <llvmdev at cs.uiuc.edu>
> Sent: Monday, November 18, 2013 2:45:53 PM
> Subject: Re: [LLVMdev] Unaligned load/store for callee-saved 128-bit registers
>
> ----- Original