Displaying 3 results from an estimated 3 matches for "xxxinstrformat".
Did you mean:
xxxinstrformats
2014 Jan 12
2
[LLVMdev] How are OutputOperandList and InputOperandList used?
I saw many definitions derived from Instruction defines OutputOperandList
and InputOperandList (usually in the xxxInstrFormats.td), but I don't see
where they are referenced. Anything I missed here?
Thanks,
-Thomson
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20140112/e6e87e9f/attachment.html>
2014 Jun 07
3
[LLVMdev] Load/Store Instruction Error
Hi all,
I started to write an LLVM backend for custom CPU. I created XXXInstrInfo
but there are some problems. I searched for it but I couldn't find
anything. Can anyone help me?
include "XXXInstrFormats.td"
def simm16 : Operand<i32> {
let DecoderMethod = "DecodeSimm16";
}
def mem : Operand<i32> {
let PrintMethod = "printMemOperand";
let MIOperandInfo = (ops GPRegs, GPRegs);
let EncoderMethod = "getMemEncoding";
}
def addr : ComplexPat...
2011 Jul 03
0
[LLVMdev] DLX backend
...LX backend. I think I've got most of the stuff for the .td files done but I've got some problems.
* Do I need to represent the PC in my XXXRegisterInfo.td file; the branch instruction effects it but you can directly access it ... I'm thinking not.
* In my Instruction subclasses (in XXXInstrFormats.td) how do I get the register number/immediate values from the "ins" dag?
* Whats the SDNode value for the conditional instructions e.g. icmp eq i32 ... except that doesn't work.
* How horrifically wrong do my implementations of SWri, LWri, LLOri, and LHri look?
* Is my impleme...