Displaying 20 results from an estimated 56 matches for "tm1".
Did you mean:
tmp1
2006 Sep 25
3
Engine Yard blog
Just received the news from Tom Mornini.
Congrats Ezra for the new Engine Yard site and the blog you will be
collaborating.
Hope to read you there soon.
http://www.engineyard.com/
Jonathan
-------------- next part --------------
An HTML attachment was scrubbed...
URL: http://rubyforge.org/pipermail/backgroundrb-devel/attachments/20060925/3f251fa4/attachment.html
2010 Jan 26
1
Bug#567025: xen-hypervisor-3.4-amd64: unhandled page fault while initializing dom0
...sor Identifiers (VPID)
(XEN) - Virtual NMI
(XEN) - MSR direct-access bitmap
(XEN) VMX: EPT is available.
(XEN) VMX: VPID is available.
(XEN) HVM: VMX enabled
(XEN) HVM: Hardware Assisted Paging detected.
(XEN) Intel machine check reporting enabled on CPU#0.
(XEN) CPU0: Thermal monitoring enabled (TM1)
(XEN) CMCI: find owner on CPU0
(XEN) CMCI: CPU0 owner_map[6c], no_cmci_map[93]
(XEN) CPU0: Intel(R) Xeon(R) CPU E5520 @ 2.27GHz stepping 05
(XEN) Booting processor 1/16 eip 8c000
(XEN) Initializing CPU#1
(XEN) CPU: L1 I cache: 32K, L1 D cache: 32K
(XEN) CPU: L2 cache: 256K
(XEN) CPU: L3...
2010 Jan 26
1
Bug#567026: xen-hypervisor-3.4-amd64: unhandled page fault while initializing dom0
...sor Identifiers (VPID)
(XEN) - Virtual NMI
(XEN) - MSR direct-access bitmap
(XEN) VMX: EPT is available.
(XEN) VMX: VPID is available.
(XEN) HVM: VMX enabled
(XEN) HVM: Hardware Assisted Paging detected.
(XEN) Intel machine check reporting enabled on CPU#0.
(XEN) CPU0: Thermal monitoring enabled (TM1)
(XEN) CMCI: find owner on CPU0
(XEN) CMCI: CPU0 owner_map[6c], no_cmci_map[93]
(XEN) CPU0: Intel(R) Xeon(R) CPU E5520 @ 2.27GHz stepping 05
(XEN) Booting processor 1/16 eip 8c000
(XEN) Initializing CPU#1
(XEN) CPU: L1 I cache: 32K, L1 D cache: 32K
(XEN) CPU: L2 cache: 256K
(XEN) CPU: L3...
2002 Feb 05
2
Measures of agreement
...irly low) kappa, but
also some warnings I don't understand:
> kappaFor2(ap.nb.df$ap.sub,ap.nb.df$nb.sub)
kappa S.E. z.stat p.value
0.09411765 0.33707660 0.27921738 0.78007800
Warning messages:
1: longer object length
is not a multiple of shorter object length in: tm1 * tm2
2: longer object length
is not a multiple of shorter object length in: tm1 * tm2
3: longer object length
is not a multiple of shorter object length in: tm1 + tm2
2.) I'd be interested in other measures of reliability, specifically ones
from the NLP literature such as...
2007 Mar 07
1
NTLMv2 configuration problems
...07/03/07 11:12:16, 3] smbd/oplock_linux.c:linux_init_kernel_oplocks(260)
Linux kernel oplocks enabled
[2007/03/07 11:12:16, 3] smbd/process.c:process_smb(1110)
Transaction 0 of length 72
[2007/03/07 11:12:16, 2] smbd/reply.c:reply_special(496)
netbios connect: name1=DEV-PDC name2=VM-WARE-TM1
[2007/03/07 11:12:16, 2] smbd/reply.c:reply_special(503)
netbios connect: local=dev-pdc remote=vm-ware-tm1, name type = 0
[2007/03/07 11:12:25, 3] smbd/oplock.c:init_oplocks(862)
open_oplock_ipc: initializing messages.
[2007/03/07 11:12:25, 3] smbd/oplock_linux.c:linux_init_kernel_oplocks(260)...
2012 Dec 02
4
[LLVMdev] Predictive Commoning / Scalar Replacement
...f I understand correctly
> is a much newer and different algorithm.
I think the original paper was some internal IBM publication.
The idea is basically to reuse values loaded in previous loop iterations.
For example
for (i) {
x += 2*t[i-1] - t[i+1];
}
would become
for (i) {
tm1 = tz; // t-minus-1 = t-zero
tz = tp1; // t-zero = t-plus-1
tp1 = t[i+1]; // t-plus-1 = load
x += 2*tm1 - tp1;
}
-Krzysztof
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
hosted by The Linux Foundation
2007 Jul 31
2
remove NA rows and columns
Hello,
I guess, it's a rather simple thing but I cannot find a short way to reduce a
matrix, removing all rows and columns having just NA elements.
testmatrix <- matrix(nrow=6, ncol=4)
testmatrix[2:5,2:3] <- seq(2)
> testmatrix
[,1] [,2] [,3] [,4]
[1,] NA NA NA NA
[2,] NA 1 1 NA
[3,] NA 2 2 NA
[4,] NA 1 1 NA
[5,] NA 2 2 NA
2012 Dec 02
0
[LLVMdev] Predictive Commoning / Scalar Replacement
Yin Ma wrote:
> Hello,
>
> It seems there is the no redundancy elimination over loop iterations, such
>
> as predictive communing or scalar replacement in LLVM. They are quite
> usefully
>
> for computation code. I am wondering if any party is working or has plan to
>
> implement those optimizations?
I don't know of any, but I was wondering if you could point me
2012 Dec 02
0
[LLVMdev] Predictive Commoning / Scalar Replacement
...nt algorithm.
>
>
> I think the original paper was some internal IBM publication.
>
> The idea is basically to reuse values loaded in previous loop iterations.
>
> For example
> for (i) {
> x += 2*t[i-1] - t[i+1];
> }
> would become
> for (i) {
> tm1 = tz; // t-minus-1 = t-zero
> tz = tp1; // t-zero = t-plus-1
> tp1 = t[i+1]; // t-plus-1 = load
> x += 2*tm1 - tp1;
> }
>
> -Krzysztof
>
>
> --
> Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by
> The Linux Found...
2012 Nov 29
2
[LLVMdev] Predictive Commoning / Scalar Replacement
Hello,
It seems there is the no redundancy elimination over loop iterations, such
as predictive communing or scalar replacement in LLVM. They are quite
usefully
for computation code. I am wondering if any party is working or has plan to
implement those optimizations?
Thanks,
Yin
Qualcomm Innovation Center, Inc. is a member of Code
2017 Jun 04
0
New var
...t1 = c(0,
0, 0, 1, 0, 1), t2 = c(0, 0, 0, -1, 0, -1), t3 = c(0, 1, 0, -1,
1, -1), t4 = c(0, -1, 0, -1, -1, -1), t5 = c(0, -1, 1, -1, -1,
-1), tf1 = c(0, 0, 0, 1, 0, 1), tf2 = c(0, 0, 0, -1, 0, -1),
tf3 = c(0, 1, 0, -1, 1, -1), tf4 = c(0, -1, 0, -1, -1, -1
), tf5 = c(0, -1, 1, -1, -1, -1), tm1 = c(0, 0, 0, 1, 0,
1), tm2 = c(0, 0, 0, -1, 0, -1), tm3 = c(0, 1, 0, -1, 1,
-1), tm4 = c(0, -1, 0, -1, -1, -1), tm5 = c(0, -1, 1, -1,
-1, -1)), row.names = c(NA, -6L), .Names = c("obs", "start",
"end", "D", "bin", "t1", &quo...
2007 Feb 16
3
pdbedit password policy - not updating ldapsam
...set primary group script = /opt/IDEALX/sbin/smbldap-usermod -g '%g' '%u'
idmap uid = 16777216-33554431
idmap gid = 16777216-33554431
template shell = /bin/false
winbind use default domain = no
------------ FULL LOG FILE FOR PDBEDIT --------------------
[root@devpc-tm1 samba]# pdbedit -y -i tdbsam -e ldapsam -d 10
INFO: Current debug levels:
all: True/10
tdb: False/0
printdrivers: False/0
lanman: False/0
smb: False/0
rpc_parse: False/0
rpc_srv: False/0
rpc_cli: False/0
passdb: False/0
sam: False/0
auth: False/0
winbind: False/0
vfs: Fals...
2017 Jun 04
2
New var
...0, 1), t2 = c(0, 0, 0, -1, 0, -1), t3 = c(0, 1, 0, -1,
> 1, -1), t4 = c(0, -1, 0, -1, -1, -1), t5 = c(0, -1, 1, -1, -1,
> -1), tf1 = c(0, 0, 0, 1, 0, 1), tf2 = c(0, 0, 0, -1, 0, -1),
> tf3 = c(0, 1, 0, -1, 1, -1), tf4 = c(0, -1, 0, -1, -1, -1
> ), tf5 = c(0, -1, 1, -1, -1, -1), tm1 = c(0, 0, 0, 1, 0,
> 1), tm2 = c(0, 0, 0, -1, 0, -1), tm3 = c(0, 1, 0, -1, 1,
> -1), tm4 = c(0, -1, 0, -1, -1, -1), tm5 = c(0, -1, 1, -1,
> -1, -1)), row.names = c(NA, -6L), .Names = c("obs", "start",
> "end", "D", "bin", &qu...
2017 Jun 03
2
New var
Thank you all for the useful suggestion. I did some of my homework.
library(data.table)
DFM <- read.table(header=TRUE, text='obs start end
1 2/1/2015 1/1/2017
2 4/11/2010 1/1/2011
3 1/4/2006 5/3/2007
4 10/1/2007 1/1/2008
5 6/1/2011 1/1/2012
6 10/5/2004 12/1/2004',stringsAsFactors = FALSE)
DFM
DFM$D =as.numeric(difftime(as.Date(DFM$end,format="%m/%d/%Y"),
2017 Jun 04
0
New var
...0, 1), t2 = c(0, 0, 0, -1, 0, -1), t3 = c(0, 1, 0, -1,
> 1, -1), t4 = c(0, -1, 0, -1, -1, -1), t5 = c(0, -1, 1, -1, -1,
> -1), tf1 = c(0, 0, 0, 1, 0, 1), tf2 = c(0, 0, 0, -1, 0, -1),
> tf3 = c(0, 1, 0, -1, 1, -1), tf4 = c(0, -1, 0, -1, -1, -1
> ), tf5 = c(0, -1, 1, -1, -1, -1), tm1 = c(0, 0, 0, 1, 0,
> 1), tm2 = c(0, 0, 0, -1, 0, -1), tm3 = c(0, 1, 0, -1, 1,
> -1), tm4 = c(0, -1, 0, -1, -1, -1), tm5 = c(0, -1, 1, -1,
> -1, -1)), row.names = c(NA, -6L), .Names = c("obs", "start",
> "end", "D", "bin", &qu...
2005 Oct 14
1
R & OLAP engines, an integration?
An embedded and charset-unspecified text was scrubbed...
Name: not available
Url: -- not available on request of Emmanuel Maroye
2004 Jul 04
2
Random intercept model with time-dependent covariates, results different from SAS
Dear list-members
I am new to R and a statistics beginner. I really like the ease with which I can
extract and manipulate data in R, and would like to use it primarily. I've
been learning by checking analyses that have already been run in SAS.
In an experiment with Y being a response variable, and group a 2-level
between-subject factor, and time a 5-level within-subject factor. 2
2010 Jun 09
1
PXE boot into rescue mode
...ity: Registering secondary module capability
Capability LSM initialized as secondary
Mount-cache hash table entries: 256
CPU: L1 I cache: 32K, L1 D cache: 32K
CPU: L2 cache: 4096K
using mwait in idle threads.
CPU: Physical Processor ID: 0
CPU: Processor Core ID: 0
CPU0: Thermal monitoring enabled (TM1)
SMP alternatives: switching to UP code
ACPI: Core revision 20060707
Using local APIC timer interrupts.
result 20781263
Detected 20.781 MHz APIC timer.
SMP alternatives: switching to SMP code
Booting processor 1/4 APIC 0x6
Initializing CPU#1
Calibrating delay using timer specific routine.. 4655.05...
2011 Feb 11
4
Xen hypervisor failed to startup when booting CPUs
...VMX enabled
(XEN) HVM: Hardware Assisted Paging detected.
(XEN) xsave_init: cpu0: cntxt_max_size: 0x340 and states: 00000000:00000007
(XEN) xsave_init: using cntxt_size: 0x340 and states: 00000000:00000007
(XEN) Intel machine check reporting enabled on CPU#0.
(XEN) CPU0: Thermal monitoring enabled (TM1)
(XEN) I/O virtualisation disabled
(XEN) CPU0: Intel Genuine Intel(R) CPU 0 @ 1.60GHz stepping 01
(XEN) Enabled directed EOI with ioapic_ack_old on!
(XEN) Booting processor 1/2 eip 8c000
(XEN) Initializing CPU#1
(XEN) CPU: L1 I cache: 32K, L1 D cache: 32K
(XEN) CPU: L2 cache: 256K
(X...
2012 Dec 13
7
HVM bug: system crashes after offline online a vcpu
Hi Konrad
I encountered a bug when trying to bring offline a cpu then online it
again in HVM. As I''m not very familiar with HVM stuffs I cannot come up
with a quick fix.
The HVM DomU is configured with 4 vcpus. After booting into command
prompt, I do following operations.
# echo 0 > /sys/devices/system/cpu/cpu3/online
# echo 1 > /sys/devices/system/cpu/cpu3/online
With