search for: qualcomms

Displaying 20 results from an estimated 2885 matches for "qualcomms".

Did you mean: qualcomm
2017 Aug 14
2
[ScalarEvolution][SCEV] no-wrap flags dependent on order of getSCEV() calls
> On Aug 14, 2017, at 7:35 AM, Geoff Berry <gberry at codeaurora.org> wrote: > > Hi Sanjoy, > > [adding Adam since I believe he added the original FIXME to preserve SCEV > in LoopDataPrefetch] For record, that wasn’t me. It was there from the beginning when Hal added the PPC-specific pass. Adam > > On 8/14/2017 1:36 AM, Sanjoy Das wrote: >> Hi Geoff,
2017 Aug 14
2
[ScalarEvolution][SCEV] no-wrap flags dependent on order of getSCEV() calls
Hi Geoff, On Wed, Aug 9, 2017 at 8:58 AM, Geoff Berry <gberry at codeaurora.org> wrote: > On 8/8/2017 8:38 PM, Sanjoy Das wrote: >> >> Hi, >> >> On Tue, Aug 8, 2017 at 12:58 PM, Friedman, Eli <efriedma at codeaurora.org> >> wrote: >>> >>> Oh, I see... yes, we do stupid things involving mutating NoWrap flags >>> after
2012 Jul 10
2
[LLVMdev] Unable to do even basic Clang tutorial
You need to link in the libclang* as well. On 7/10/2012 1:22 PM, NY Knicks Fan wrote: > Hi Ashok, > > $ cd bin/bin > $ ./llvm-config --ldflags --libs > -L/home/ubuntu/bin/lib -ldl -lpthread > -lLLVMAsmParser -lLLVMTableGen -lLLVMDebugInfo -lLLVMX86Disassembler > -lLLVMX86AsmParser -lLLVMX86CodeGen -lLLVMSelectionDAG -lLLVMAsmPrinter > -lLLVMX86Desc -lLLVMX86Info
2011 Jul 07
0
[LLVMdev] LLVM job opportunities at Qualcomm Innovation Center
LLVM Developers, The compiler teams at the Qualcomm Innovation Center are hiring. In summary, we are doing interesting things with LLVM; come join us! I have included a more detailed description below. If you are interested, please contact me at adasgupt at quicinc.com -Anshu --- Opportunities at Qualcomm Innovation Center, Inc. Compiler Technologies Mobile devices are increasingly supporting
2018 Feb 22
2
Sink redundant spill after RA
On 2018-02-22 11:14, gberry at codeaurora.org wrote: > FROM: llvm-dev [mailto:llvm-dev-bounces at lists.llvm.org] ON BEHALF OF > Jun Lim via llvm-dev > SENT: Thursday, February 22, 2018 11:05 AM > > Hi All, > > I found some cases where a spill of a live range in a block is > reloaded only in one of its successors, and there is no reload in > other paths through other
2017 Aug 09
2
[ScalarEvolution][SCEV] no-wrap flags dependent on order of getSCEV() calls
Hi, On Tue, Aug 8, 2017 at 12:58 PM, Friedman, Eli <efriedma at codeaurora.org> wrote: > Oh, I see... yes, we do stupid things involving mutating NoWrap flags after > a SCEV is created. (grep for setNoWrapFlags in ScalarEvolution.cpp.) That's really a compile time hack -- we defer some expensive tricks to prove nsw/nuw on an add recurrences to when we've been asked to
2012 Jul 10
2
[LLVMdev] Unable to do even basic Clang tutorial
You will need to link to the LLVM/clang libraries. To get the correct flags, you can run: ./llvm-config --ldflags --libs and use the flags reported. On 7/10/2012 11:35 AM, NY Knicks Fan wrote: > OK. Thanks. I now get the following error (which appears to be a > problem w/ the tutorial itself?): > > $ /home/ubuntu/bin/bin/clang++ -I /home/ubuntu/bin/include/ >
2012 Jul 10
0
[LLVMdev] Unable to do even basic Clang tutorial
Hi Ashok, $ cd bin/bin $ ./llvm-config --ldflags --libs -L/home/ubuntu/bin/lib   -ldl -lpthread -lLLVMAsmParser -lLLVMTableGen -lLLVMDebugInfo -lLLVMX86Disassembler -lLLVMX86AsmParser -lLLVMX86CodeGen -lLLVMSelectionDAG -lLLVMAsmPrinter -lLLVMX86Desc -lLLVMX86Info -lLLVMX86AsmPrinter -lLLVMX86Utils -lLLVMJIT -lLLVMMCDisassembler -lLLVMMCParser -lLLVMInstrumentation -lLLVMInterpreter
2018 Feb 22
0
Sink redundant spill after RA
> From: junbuml at codeaurora.org [mailto:junbuml at codeaurora.org] > Sent: Thursday, February 22, 2018 11:39 AM > > On 2018-02-22 11:14, gberry at codeaurora.org wrote: > > FROM: llvm-dev [mailto:llvm-dev-bounces at lists.llvm.org] ON BEHALF OF > > Jun Lim via llvm-dev > > SENT: Thursday, February 22, 2018 11:05 AM > > > > Hi All, > > > > I
2017 Jun 19
2
Enabling EarlyCSE w/ MemorySSA by default
Sounds good to me. On 6/19/2017 2:27 PM, Davide Italiano via llvm-dev wrote: > On Mon, Jun 19, 2017 at 11:22 AM, Nemanja Ivanovic via llvm-dev > <llvm-dev at lists.llvm.org> wrote: >> For what it's worth, I just ran this on PowerPC and a double bootstrap with >> lit and lnt tests passes everything. >> > I fixed the only bug that has been reported (there were
2011 Sep 30
0
[LLVMdev] Qualcomm LLVM Internship Positions for Summer 2012
Dear LLVM Students, Qualcomm has 4 internship positions available for the Summer of 2012. Attached you will find the job description for the roles. Please feel free to apply to the req #: G1892336 <https://jobs.qualcomm.com/public/jobDetails.xhtml?requisitionId=1892336&page=jobSearch> Due to the high volume of applicants we may not be able to respond to every application.
2013 Jun 10
3
[LLVMdev] [PATCH] Add host feature detection for Qualcomm CPUs
Hi, I would like to add host feature detection for Qualcomm CPUs. The implementation models the feature detection for ARM CPUs. Is this OK to commit? Thanks, Tobi -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20130610/caeabd25/attachment.html> -------------- next part -------------- A non-text
2017 Aug 25
1
Job openings as a virtual machine backend engineer - Qualcomm (Raleigh, NC)
All, The Data Center Group is seeking exceptional engineers to work on optimizing just-in-time (JIT) compilers for virtual machines for our server based platforms.  The responsibilities of this position include analyzing workloads to determine bottlenecks, utilize strong knowledge of our micro-architecture to improve performance and work with the open source communities to drive target
2017 Nov 17
2
Less aggressive on the first allocation of CSR if detecting an early exit
On 2017-11-17 13:10, Quentin Colombet wrote: >> On Nov 16, 2017, at 2:31 PM, junbuml at codeaurora.org wrote: >> On 2017-11-14 17:22, Quentin Colombet wrote: >> >>> Hi, >>> I think it is kind of artificial to tie the CSRCost with the >>> presence >>> of calls. >>> I think I’ve already mentioned it in one of the review, but I
2017 Aug 10
4
sinking in LICM
Hi, In the IR below, %tmp.7 and %tmp.8 are not used in loop, so we can sink them in exit blocks. However, LICM do not handle this case because of the check in isNotUsedInLoop() which returns false when a PHI node use is hooked from a block inside the loop. I'm not sure if we really need to have this check even when the PHI is outside the loop? define i32 @test7(i32 %N, i32 %N2, i1 %C) {
2010 Sep 23
0
[LLVMdev] mmasuhr@qualcomm.com
Mike Masuhr | Qualcomm Staffing Qualcomm Incorporated <http://www.q>5775 Morehouse Drive San Diego, CA 92121 858 845 7052 direct mmasuhr at qualcomm.com<mailto:mmasuhr at qualcomm.com> Are you LinkedIn? Feel free to add me to your network by clicking: Mike_on_LinkedIn<%20http:/tinyurl.com/ypdp3p> -------------- next part -------------- An HTML attachment was scrubbed... URL:
2002 Jan 28
3
eudora
Hi folks, I'm new to WINE and have actually read the docs, so go easy on me. My machine is setup to dual boot between Red Hat 7.2 and Windows2000. This is what I get when I try to run Eudora 5.1 from my Win2k partition. This is as far it'll go--no window ever displays. I get identical results with either WINE 20020122 or a CVS snapshot from yesterday evening. Let me know if
2016 Jun 11
4
Early CSE clobbering llvm.assume
Daniel, Well then my next (dumb?) question is why aren’t we using source level assert information For optimization ? --Peter Lawrence. From: Daniel Berlin [mailto:dberlin at dberlin.org] Sent: Friday, June 10, 2016 5:39 PM To: Lawrence, Peter <c_plawre at qca.qualcomm.com> Cc: llvm-dev at lists.llvm.org Subject: Re: [llvm-dev] Early CSE clobbering llvm.assume On Fri, Jun
2017 Apr 28
3
Enable new inline cost heuristic for switch
Hi, I'm trying to turn on a flag (-inline-generic-switch-cost) introduced in r301649 which improved the inline cost heuristic for switch. In my experiment for LLVM test suite and spec2000/2006 in AArch64, +17.82% performance and -8% code size reduce was observed in spec2000/vertex with O3 LTO. No significant code size / performance regression was found in O3/O2/Os. Before we turn this
2010 Apr 13
0
[LLVMdev] LLVM compiler development job openings in Qualcomm
Qualcomm is seeking for LLVM compiler developers for its OpenCL solution. This is full time position in San Diego, CA. You can check http://compilerjobs.com/db/jobs_view.php?editid1=316 for more detailed job description or directly send resume to czhang at qualcomm.com<mailto:czhang at qualcomm.com>. - Chihong -------------- next part -------------- An HTML attachment was scrubbed...