Aaron Dwyer
2011-Nov-11 02:13 UTC
[LLVMdev] Misaligned SSE store problem (with reduced source)
Using LLVM 2.9, the following LLVM IR produces invalid x86 32 bit assembly (a misaligned SSE store). ; ModuleID = 'MisalignedStore' define void @MisalignedStore() nounwind readnone { entry: %v = alloca <4 x float>, align 16 store <4 x float> zeroinitializer, <4 x float>* %v, align 16 br label %post-block post-block: %f = alloca float ret void } If I feed this to llc with -march=x86, the following is produced. Note the 24 byte offset from ebp: .def _MisalignedStore; .scl 2; .type 32; .endef .text .globl _MisalignedStore .align 16, 0x90 _MisalignedStore: # @MisalignedStore # BB#0: # %entry pushl %ebp movl %esp, %ebp subl $24, %esp pxor %xmm0, %xmm0 movaps %xmm0, -24(%ebp) movl $8, %eax calll __alloca movl %ebp, %esp popl %ebp ret The code is trivial and useless, but it's a boiled down version of a real program. Am I doing something wrong in that IR? Note that removing the last alloca of %f or the jump to post-block both cause the resulting assembly to be correct. Note also that specifying -march=x86-64 to llc results in correct code as well. If this is a known problem and has been fixed already, can you point me at the commit? Aaron Dwyer Imagination Technologies -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20111111/93b04cda/attachment.html>
Eli Friedman
2011-Nov-11 02:33 UTC
[LLVMdev] Misaligned SSE store problem (with reduced source)
On Thu, Nov 10, 2011 at 6:13 PM, Aaron Dwyer <Aaron.Dwyer at imgtec.com> wrote:> Using LLVM 2.9, the following LLVM IR produces invalid x86 32 bit assembly > (a misaligned SSE store). > ; ModuleID = 'MisalignedStore' > define void @MisalignedStore() nounwind readnone { > entry: > %v = alloca <4 x float>, align 16 > store <4 x float> zeroinitializer, <4 x float>* %v, align 16 > br label %post-block > post-block: > %f = alloca float > ret void > } > If I feed this to llc with -march=x86, the following is produced. Note the > 24 byte offset from ebp: > .def _MisalignedStore; > .scl 2; > .type 32; > .endef > .text > .globl _MisalignedStore > .align 16, 0x90 > _MisalignedStore: # @MisalignedStore > # BB#0: # %entry > pushl %ebp > movl %esp, %ebp > subl $24, %esp > pxor %xmm0, %xmm0 > movaps %xmm0, -24(%ebp) > movl $8, %eax > calll __alloca > movl %ebp, %esp > popl %ebp > ret > > The code is trivial and useless, but it's a boiled down version of a real > program. Am I doing something wrong in that IR?It's a known issue that the x86 backend doesn't know how to generate dynamic stack realignment code for functions using allocas outside the entry block. Don't know the bug number off the top of my head. -Eli
Aaron Dwyer
2011-Nov-11 10:31 UTC
[LLVMdev] Misaligned SSE store problem (with reduced source)
Eli thanks very much for the response! I guess I'll work on raising all my allocas up to my function entry blocks and this should be resolved. Cheers! Aaron ________________________________________ From: Eli Friedman [eli.friedman at gmail.com] Sent: Thursday, November 10, 2011 6:33 PM To: Aaron Dwyer Cc: llvmdev at cs.uiuc.edu Subject: Re: [LLVMdev] Misaligned SSE store problem (with reduced source) On Thu, Nov 10, 2011 at 6:13 PM, Aaron Dwyer <Aaron.Dwyer at imgtec.com> wrote:> Using LLVM 2.9, the following LLVM IR produces invalid x86 32 bit assembly > (a misaligned SSE store). > ; ModuleID = 'MisalignedStore' > define void @MisalignedStore() nounwind readnone { > entry: > %v = alloca <4 x float>, align 16 > store <4 x float> zeroinitializer, <4 x float>* %v, align 16 > br label %post-block > post-block: > %f = alloca float > ret void > } > If I feed this to llc with -march=x86, the following is produced. Note the > 24 byte offset from ebp: > .def _MisalignedStore; > .scl 2; > .type 32; > .endef > .text > .globl _MisalignedStore > .align 16, 0x90 > _MisalignedStore: # @MisalignedStore > # BB#0: # %entry > pushl %ebp > movl %esp, %ebp > subl $24, %esp > pxor %xmm0, %xmm0 > movaps %xmm0, -24(%ebp) > movl $8, %eax > calll __alloca > movl %ebp, %esp > popl %ebp > ret > > The code is trivial and useless, but it's a boiled down version of a real > program. Am I doing something wrong in that IR?It's a known issue that the x86 backend doesn't know how to generate dynamic stack realignment code for functions using allocas outside the entry block. Don't know the bug number off the top of my head. -Eli
Jay Foad
2011-Nov-11 18:27 UTC
[LLVMdev] Misaligned SSE store problem (with reduced source)
On 11 November 2011 02:33, Eli Friedman <eli.friedman at gmail.com> wrote:> It's a known issue that the x86 backend doesn't know how to generate > dynamic stack realignment code for functions using allocas outside the > entry block. Don't know the bug number off the top of my head.These ones look relevant: http://llvm.org/bugs/show_bug.cgi?id=2962 http://llvm.org/bugs/show_bug.cgi?id=4422 Jay.
Seemingly Similar Threads
- [LLVMdev] Misaligned SSE store problem (with reduced source)
- [LLVMdev] Misaligned SSE store problem (with reduced source)
- [LLVMdev] the clang 3.5 loop optimizer seems to jump in unintentional for simple loops
- [LLVMdev] Suboptimal code due to excessive spilling
- [LLVMdev] Pesudo X86 instructions used for generating constants