llvm dev - Feb 2010 - [LLVMdev] Paired register allocation problem

Hi All,
My target has 32bit registers, but  it has some 64bit instructions which are
using pairs of these 32bit registers.
I have defined registers, aliases and subregister set.
The problem is that register allocator is using 32bit registers that are
already used in a pair, for example:

lw $r0, 16[$r12]   // load word to r0
ld $p0, 36[$r12]   // load doubleword to p0
shl $p0, $p0, $r0    // shift left p0 by r0  and store result in p0

where p0 is a pair r0:r1

Could anyone tell me what am I doing wrong?
Thanks in advance
Artur
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.llvm.org/pipermail/llvm-dev/attachments/20100222/dd26349f/attachment.html>

Hello, Artur
> I have defined registers, aliases and subregister set.
> The problem is that register allocator is using 32bit registers that are
> already used in a pair, for example:
> lw $r0, 16[$r12]   // load word to r0
> ld $p0, 36[$r12]   // load doubleword to p0
> shl $p0, $p0, $r0    // shift left p0 by r0  and store result in p0
> where p0 is a pair r0:r1
> Could anyone tell me what am I doing wrong?
Have you defined aliases properly? Look how this is handled inside
s390 backend (systemz).
Note that in general you'll need to write "paired" reg-reg mov
pseudo
instructions.

-- 
With best regards, Anton Korobeynikov
Faculty of Mathematics and Mechanics, Saint Petersburg State University

Hi Anton,
Thanks for reply
> I have defined registers, aliases and subregister set.
> > The problem is that register allocator is using 32bit registers that
are
> > already used in a pair, for example:
> > lw $r0, 16[$r12]   // load word to r0
> > ld $p0, 36[$r12]   // load doubleword to p0
> > shl $p0, $p0, $r0    // shift left p0 by r0  and store result in p0
> > where p0 is a pair r0:r1
> > Could anyone tell me what am I doing wrong?
> Have you defined aliases properly? Look how this is handled inside
> s390 backend (systemz).

I've compared again everything to systemz. The problem was I've defined
paired class as a subclass of Register class instead of RegisterWithSubRegs
class. After change the code is OK.

> Note that in general you'll need to write "paired" reg-reg
mov pseudo
> instructions.
>
Yes, I have those.

If you don't mind I'll ask few compilers/LLVM newbie questions.

I'd appreciate if someone could enlighten me on pseudo instructions.
These work fine if I want to print assembly. What if I want to generate a
binary file directly: how can I expand something like this:
mov $p0, $p1
into two instructions:
mov $r0, $r2
mov $r1, $r3

Another problem: All of my instructions which operates on 64bit operands,
take pairs of 32bit registers. However in some of these instructions
registers are encoded as a pair number and in some as two single register
numbers for each pair.

Similar problem with immediates which not fit in 10bits - they are encoded
as separate upper22 bits and lower10 bits (64 bits long version of
instruction instead of 32 bits).

Thanks a lot for explanation/suggestions
Artur
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.llvm.org/pipermail/llvm-dev/attachments/20100222/cda06138/attachment.html>