llvm dev - Dec 2006 - [LLVMdev] possible bug in X86TargetLowering::getRegClassForInlineAsmConstraint

In file lib/Target/X86/X86ISelLowering.cpp
Function X86TargetLowering::getRegClassForInlineAsmConstraint

I think the second register must be X86::BL.

else if (VT == MVT::i8)
        return make_vector<unsigned>(X86::AL, X86::DL, X86::CL, X86::DL,
0);



Lauro
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.llvm.org/pipermail/llvm-dev/attachments/20061205/3aab4bc8/attachment.html>

On Tue, 5 Dec 2006, Lauro Ramos Venancio wrote:
> In file lib/Target/X86/X86ISelLowering.cpp
> Function X86TargetLowering::getRegClassForInlineAsmConstraint
>
> I think the second register must be X86::BL.
>
> else if (VT == MVT::i8)
>         return make_vector<unsigned>(X86::AL, X86::DL, X86::CL,
X86::DL, 0);
Nice catch, fixed:
http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20061204/040797.html

-Chris

-- 
http://nondot.org/sabre/
http://llvm.org/