llvm dev - Apr 2011 - [LLVMdev] weird issue with target intrinsics

I'm wondering if anyone has seen this issue before and if so, how was it
fixed?

I have a file with multitude of target intrinsic in my code generator. It has
worked great so far, but now I am running into this weird issue. If I add two
new intrinsics such as:
def int_AMDIL_dummy_intr 1: GCCBuiltin<"__amdil_dummy_intr1">,
                Intrinsic<[], [llvm_ptr_ty]>;
def int_AMDIL_dummy_intr2 : GCCBuiltin<"__amdil_dummy_intr2">,
                Intrinsic<[], [llvm_ptr_ty]>;

Once I do this, I get an error that a completely unrelated intrinsic can no
longer be selected. If I comment out these intrinsic, the other intrinsic is
selected correctly.

Any ideas on how to debug this?

Thanks,
Micah
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.llvm.org/pipermail/llvm-dev/attachments/20110413/43f9c0a4/attachment.html>

Hi Micah
> def int_AMDIL_dummy_intr 1: GCCBuiltin<”__amdil_dummy_intr1”>,
is there really a space between "intr" and "1"?

Ciao, Duncan.

> -----Original Message-----
> From: llvmdev-bounces at cs.uiuc.edu [mailto:llvmdev-bounces at
cs.uiuc.edu]
> On Behalf Of Duncan Sands
> Sent: Thursday, April 14, 2011 12:37 AM
> To: llvmdev at cs.uiuc.edu
> Subject: Re: [LLVMdev] weird issue with target intrinsics
> 
> Hi Micah
> 
> > def int_AMDIL_dummy_intr 1:
GCCBuiltin<"__amdil_dummy_intr1">,
> 
> is there really a space between "intr" and "1"?
> 
[Villmow, Micah] No, that looks like a type on my part.
> Ciao, Duncan.
> _______________________________________________
> LLVM Developers mailing list
> LLVMdev at cs.uiuc.edu         http://llvm.cs.uiuc.edu
> http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev