Christoph Egger
2010-Oct-15 13:03 UTC
[Xen-devel] [PATCH 05/13] Nested Virtualization: CRn & paged real mode
-- ---to satisfy European Law for business letters: Advanced Micro Devices GmbH Einsteinring 24, 85609 Dornach b. Muenchen Geschaeftsfuehrer: Alberto Bozzo, Andrew Bowd Sitz: Dornach, Gemeinde Aschheim, Landkreis Muenchen Registergericht Muenchen, HRB Nr. 43632 _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
Christoph Egger
2010-Nov-12 18:42 UTC
[Xen-devel] [PATCH 05/13] Nested Virtualization: CRn & paged real mode
-- ---to satisfy European Law for business letters: Advanced Micro Devices GmbH Einsteinring 24, 85609 Dornach b. Muenchen Geschaeftsfuehrer: Alberto Bozzo, Andrew Bowd Sitz: Dornach, Gemeinde Aschheim, Landkreis Muenchen Registergericht Muenchen, HRB Nr. 43632 _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
Tim Deegan
2010-Nov-16 13:19 UTC
Re: [Xen-devel] [PATCH 05/13] Nested Virtualization: CRn & paged real mode
At 18:42 +0000 on 12 Nov (1289587334), Christoph Egger wrote:> @@ -1096,7 +1097,8 @@ int hvm_set_cr0(unsigned long value) > /* ET is reserved and should be always be 1. */ > value |= X86_CR0_ET; > > - if ( (value & (X86_CR0_PE | X86_CR0_PG)) == X86_CR0_PG ) > + if ( !nestedhvm_vmswitch_in_progress(v) && > + (value & (X86_CR0_PE | X86_CR0_PG)) == X86_CR0_PG ) > goto gpf; > > if ( (value & X86_CR0_PG) && !(old_value & X86_CR0_PG) ) > @@ -1150,7 +1152,7 @@ int hvm_set_cr0(unsigned long value) > } > } > > - if ( has_arch_mmios(v->domain) ) > + if ( !nestedhvm_vmswitch_in_progress(v) && has_arch_mmios(v->domain) ) > { > if ( (value & X86_CR0_CD) && !(value & X86_CR0_NW) ) > {Like I said last time: I don''t think that needs to happen -- it''s up to the L1 VMM to decide whether the L2 VMM should be allowed to set cache control bits in CR0. Cheers, Tim. -- Tim Deegan <Tim.Deegan@citrix.com> Principal Software Engineer, Xen Platform Team Citrix Systems UK Ltd. (Company #02937203, SL9 0BG) _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
Christoph Egger
2010-Dec-02 17:42 UTC
Re: [Xen-devel] [PATCH 05/13] Nested Virtualization: CRn & paged real mode
On Tuesday 16 November 2010 14:19:14 Tim Deegan wrote:> At 18:42 +0000 on 12 Nov (1289587334), Christoph Egger wrote: > > @@ -1096,7 +1097,8 @@ int hvm_set_cr0(unsigned long value) > > /* ET is reserved and should be always be 1. */ > > value |= X86_CR0_ET; > > > > - if ( (value & (X86_CR0_PE | X86_CR0_PG)) == X86_CR0_PG ) > > + if ( !nestedhvm_vmswitch_in_progress(v) && > > + (value & (X86_CR0_PE | X86_CR0_PG)) == X86_CR0_PG ) > > goto gpf; > > > > if ( (value & X86_CR0_PG) && !(old_value & X86_CR0_PG) ) > > @@ -1150,7 +1152,7 @@ int hvm_set_cr0(unsigned long value) > > } > > } > > > > - if ( has_arch_mmios(v->domain) ) > > + if ( !nestedhvm_vmswitch_in_progress(v) && has_arch_mmios(v->domain) > > ) { > > if ( (value & X86_CR0_CD) && !(value & X86_CR0_NW) ) > > { > > Like I said last time: > > I don''t think that needs to happen -- it''s up to the L1 VMM to decide > whether the L2 VMM should be allowed to set cache control bits in CR0.I think, I misunderstood you then. Fixed in local tree. Christoph -- ---to satisfy European Law for business letters: Advanced Micro Devices GmbH Einsteinring 24, 85609 Dornach b. Muenchen Geschaeftsfuehrer: Alberto Bozzo, Andrew Bowd Sitz: Dornach, Gemeinde Aschheim, Landkreis Muenchen Registergericht Muenchen, HRB Nr. 43632 _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
Apparently Analagous Threads
- [PATCH RFC v13 00/20] Introduce PVH domU support
- [PATCH] Nested VMX: Expose unrestricted guest feature to guest
- [PATCH 6/6] X86: implement PCID/INVPCID for hvm
- [PATCH v6 01/76] KVM: SVM: nested: Don't allocate VMCB structures on stack
- [PATCH] Clean up x86 control register and MSR macros (corrected)