Displaying 20 results from an estimated 3000 matches similar to: "[VPID] Invalidate VPID mapping on INVLPG? [PATCH]"
2008 Feb 19
2
[PATCH] Minor fix to the fast emulation patch.
Hello,
The fast emulation path patch introduced a bug when we have an event
injection during a write to a pagetable: after removing shadows we
still jump to the done label, releasing the lock even if we aren''t
grabbing it.
Inline patch fixes this.
Signed-off-by: Gianluca Guida <gianluca.guida@eu.citrix.com>
diff -r 8848d9e07584 xen/arch/x86/mm/shadow/multi.c
---
2009 Dec 22
2
[LLVMdev] [PATCH] Fix recompileAndRelinkFunction
On Tue, Dec 22, 2009 at 6:14 AM, Chris Lattner <clattner at apple.com> wrote:
> On Dec 19, 2009, at 3:36 PM, Gianluca Guida wrote:
>> Attached patch makes runJITOnFunction more reliable.
>
> When would MCI be null?
Everytime you call recompileAndRelinkFunction. It calls
runJITOnFunction without specifying the MCI argument, which get
defaulted to NULL.
Gianluca
--
It was a
2009 Apr 22
7
Consult some concepts about shadow paging mechanism
Dear All:
I am pretty new to xen-devel, please correct me in the following.
Assume we have the following terms
GPT: guest page table
SPT: shadow page table
(Question a) When guest OS is running, is it always using SPT for
address translation? If it is the case, how does guest OS refer and
modify its own GPT content? It seems that there is a page table entry
in SPT for the GPT page.
(Question
2009 Dec 22
0
[LLVMdev] [PATCH] Fix recompileAndRelinkFunction
On Dec 19, 2009, at 3:36 PM, Gianluca Guida wrote:
> Hello,
>
> JIT::recompileAndRelinkFunction's runJITOnFunction does not use the
> MCI arg, causing null pointer deferences at every call.
>
> Attached patch makes runJITOnFunction more reliable.
When would MCI be null?
-Chris
2012 Apr 26
3
[help]: VPID tagged TLBs question.
Hi,
(Assume VPID is available and enabled.)
I''m trying to figure the TLB stuff with VPIDs. I understand from the
poorly written chapter in the intel manual that if an HVM vcpu is running
then only the TLBs tagged with the vcpu.VPID will be used. If xen
or a PV guest is running, then VPID 0 TLBs are what will be used.
Now I understand the hvm_asid_flush_vcpu upon new guest cr3, will
2009 Dec 19
2
[LLVMdev] [PATCH] Fix recompileAndRelinkFunction
Hello,
JIT::recompileAndRelinkFunction's runJITOnFunction does not use the
MCI arg, causing null pointer deferences at every call.
Attached patch makes runJITOnFunction more reliable.
Thanks,
Gianluca
--
It was a type of people I did not know, I found them very strange and
they did not inspire confidence at all. Later I learned that I had been
introduced to electronic engineers.
2009 Dec 22
0
[LLVMdev] [PATCH] Fix recompileAndRelinkFunction
Please add a test to
http://llvm.org/viewvc/llvm-project/llvm/trunk/unittests/ExecutionEngine/JIT/JITTest.cpp?view=markup
verifying that recompileAndRelinkFunction() keeps working. Then this
fix will look fine to me.
On Tue, Dec 22, 2009 at 12:23 AM, Gianluca Guida <glguida at gmail.com> wrote:
> On Tue, Dec 22, 2009 at 6:14 AM, Chris Lattner <clattner at apple.com> wrote:
>>
2008 Feb 22
3
FW: [PATCH][UPDATE]Remove lock on guest table walk
Is there any trouble with mailing list? I didn''t see my mail sent back
after almost 8hrs. :-(
Thanks,
Kevin
-----Original Message-----
From: Tian, Kevin
Sent: 2008年2月22日 10:33
To: ''Tim Deegan''
Cc: xen-devel@lists.xensource.com
Subject: [PATCH][UPDATE]Remove lock on guest table walk
>From: Tim Deegan
>Sent: 2008年2月21日 22:13
>Hi,
>
>So, the idea seems
2009 Dec 22
1
[LLVMdev] [PATCH] Fix recompileAndRelinkFunction
On Tue, Dec 22, 2009 at 5:51 PM, Jeffrey Yasskin <jyasskin at google.com> wrote:
> Please add a test to
> http://llvm.org/viewvc/llvm-project/llvm/trunk/unittests/ExecutionEngine/JIT/JITTest.cpp?view=markup
> verifying that recompileAndRelinkFunction() keeps working. Then this
> fix will look fine to me.
Here it is. Unfortunately I'm not exactly a C++ guy so I'm open to
2008 Jun 20
0
[PATCH 2/4] Out-of-sync L1 shadows: Fixup Tables
This patch implement a very simple non complete reverse map for OOS
pages writable mappings to avoid shadow brute-force search on resyncs.
Signed-off-by: Gianluca Guida <gianluca.guida@eu.citrix.com>
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xensource.com
http://lists.xensource.com/xen-devel
2007 Jul 30
2
EditingCentOSWiki in Italian
= Linee guida per la modifica del Wiki di CentOS =
Questa pagina contiene alcune linee guida per la modifica del Wiki. Poich?
queste linee guida sono in divenire, ricordatevi di tornare su questa pagina
ogni tanto.
== Linee guida riguardo al markup del Wiki ==
* Usare link relativi invece che link assoluti o link liberi. I link
relativi devono avere la forma seguente: {{{[:Percorso:Testo
2008 Nov 20
10
issues with movnti emulation
We''ve got reports of that change causing HVM data corruption issues. While
I can''t see what''s wrong with the patch, I''d suggest at least reverting it from
the 3.3 tree (which is what our code is based upon) for the time being.
Jan
_______________________________________________
Xen-devel mailing list
Xen-devel@lists.xensource.com
2009 Jul 02
4
shadow OOS and fast path are incompatible
We recently observed a problem with Solaris HVM domains. The bug was
seen was seen with a higher number of VCPUs (3 or more), and always had
the same pattern: some memory was allocated in the guest, but the first
reference caused it to crash with a fatal pagefault. However, on
inspection of the page tables, the guests'' view of the pagetables was
consistent: the page was present.
2013 Jun 17
2
Re: Fwd: Haswell 4770 misidentified as Sandy Bridge
On 06/13/2013 10:11 PM, Michael Giardino wrote:
> Hi,
>
> I'm running libvert on a Debian 7 system. I have upgraded libvert and qemu
> from source (v1.06 and 1.5.0 respectively) and the problem persists. The
> guest OS is also a Debian 7 system running a non-SMP kernel. The error
> message from virt-manager is
>
> Error starting domain: unsupported configuration:
2017 May 11
2
CentOS 6 / Intel CPU support
> Am 11.05.2017 um 16:29 schrieb Leon Fauster <leonfauster at googlemail.com>:
>
>> Am 11.05.2017 um 14:48 schrieb Leon Fauster <leonfauster at googlemail.com>:
>>
>> https://access.redhat.com/support/policy/intel
>>
>> shows mainly Xeon CPUs. What about
>>
>> Intel Core i7-6700 Quad-Core Skylake
>>
>> has the current EL6
2015 Feb 04
2
CPU model and missing AES-NI extension
Hi,
today I tried to configure a guest using Virt-Manager and used the "copy
host cpu configuration" option which resultet in a "Sandy Bridge" model.
What I noticed is that for example the "aes" extension is not available
in the guest even though it is available on the host cpu.
This is what the host cpu looks like:
model name : Intel(R) Xeon(R) CPU E5-2650 v3 @
2008 Sep 11
5
[PATCH] Fix arguments passed to SHADOW_PRINTK
Hi.
When I compiled xen-3.3-testing with DEBUG_TRACE_DUMP in xen/include/xen/lib.h
turned on, I got some errors at SHADOW_PRINTK.
The following patch will fix the arguments passed to SHADOW_PRINTK in
xen/arch/x86/mm/shadow/common.c and xen/arch/x86/mm/shadow/multi.c.
Although I haven''t tested, it is the same for xen-unstable.hg
Thanks,
Yoshi
Signed-off-by: Yoshi Tamura
2012 Dec 07
3
(no subject)
Hi All,
I have recently installed CentOS 6.3 with QEMU+KVM for Virtualization.
I have successfully created a Windows 2003 VM with 4GB of RAM. The host
server is an HP ML350 G8 with 24GB RAM and 24 cores. Details of one of
the cores is shown below:
processor : 23
vendor_id : GenuineIntel
cpu family : 6
model : 45
model name : Intel(R) Xeon(R) CPU E5-2620 0 @
2019 Mar 04
2
perl-Net-SCP on Centos 7
On Mon, Mar 4, 2019 at 11:28 AM Gianluca Cecchi <gianluca.cecchi at gmail.com>
wrote:
> An older thread on CentOS pointed to this resource:
> http://dries.eu/rpms/perl-Net-SCP-Expect/perl-Net-SCP-Expect
>
> HIH,
> Gianluca
>
>>
>>
Sorry I missed the "Expect" in the rpm name....
2013 Jun 17
0
Re: Fwd: Haswell 4770 misidentified as Sandy Bridge
Kashyap: I have not tried integrating your guest xml but I will look over
it today when I get a chance. Thank you.
Martin: Below is the output from /proc/cpuinfo. Let me know if there is
anything else that would be helpful in debugging this. Thank you,
Michael Giardino
processor : 0
vendor_id : GenuineIntel
cpu family : 6
model : 60
model name : Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz
stepping