Displaying 2 results from an estimated 2 matches for "x86_feature_pbe".
Did you mean:
x86_feature_pae
2013 Dec 13
0
[PATCH v2] pvh: disable MTRR feature on cpuid for Dom0
...arch/x86/traps.c b/xen/arch/x86/traps.c
index 940bc33..3f7a3c7 100644
--- a/xen/arch/x86/traps.c
+++ b/xen/arch/x86/traps.c
@@ -796,6 +796,8 @@ void pv_cpuid(struct cpu_user_regs *regs)
__clear_bit(X86_FEATURE_DS, &d);
__clear_bit(X86_FEATURE_ACC, &d);
__clear_bit(X86_FEATURE_PBE, &d);
+ if ( is_pvh_vcpu(current) )
+ __clear_bit(X86_FEATURE_MTRR, &d);
__clear_bit(X86_FEATURE_DTES64 % 32, &c);
__clear_bit(X86_FEATURE_MWAIT % 32, &c);
--
1.7.7.5 (Apple Git-26)
_______________________________________________
Xen-devel ma...
2011 Aug 15
36
expose MWAIT to dom0
...er <keir.fraser@citrix.com>
diff -r d5589865bfce -r 777f294e3be8 xen/arch/x86/traps.c
--- a/xen/arch/x86/traps.c Tue May 06 10:19:10 2008 +0100
+++ b/xen/arch/x86/traps.c Tue May 06 10:25:34 2008 +0100
@@ -713,8 +713,7 @@ static int emulate_forced_invalid_op(str
__clear_bit(X86_FEATURE_PBE, &d);
__clear_bit(X86_FEATURE_DTES64 % 32, &c);
- if ( !IS_PRIV(current->domain) )
- __clear_bit(X86_FEATURE_MWAIT % 32, &c);
+ __clear_bit(X86_FEATURE_MWAIT % 32, &c);
__clear_bit(X86_FEATURE_DSCPL % 32, &c);
__clear_bit(...