Displaying 2 results from an estimated 2 matches for "vreg304".
Did you mean:
vreg30
2016 Mar 10
2
Greedy register allocator allocates live sub-register
Hi all,
I've come across a problem with register allocation which I have been
unable to track down the root cause of.
6728B %vreg304<def> = COPY %vreg278; VRF128:%vreg304,%vreg278
6736B %vreg302<def> = COPY %vreg278; VRF128:%vreg302,%vreg278
6752B %vreg278<def,tied1> = foo %vreg278<tied0>, %vreg277, 14, pred:1,
pred:%noreg, 5; VRF128:%vreg278 VRF64_l:%vreg277
* bar 30, %vreg278; VRF128:%vreg278
6760B %vr...
2013 Jan 14
2
[LLVMdev] Splitting live ranges of half-defined registers
...he 64-bit copy as two 32-bit copies, e.g.
vreg"(32).low_half = vreg'(32).low_half (1)
vreg"(32).high_half = vreg'(32).high_half (2)
When this happens, the assignment (2) basically reads an undefined register.
A scenario like this happens in real life. Look at vreg304 below:
BB#2: derived from LLVM BB %if.end
Predecessors according to CFG: BB#1
%vreg61<def> = LDrih_indexed %vreg56, 3134; IntRegs:%vreg61,%vreg56
%vreg62<def> = LDriuh_indexed %vreg56, 680; IntRegs:%vreg62,%vreg56
%R1<def> = TFRI 1431655766...