Displaying 3 results from an estimated 3 matches for "vreg265".
Did you mean:
vreg26
2017 Mar 14
3
llvm-stress crash
Hi,
Using llvm-stress, I got a crash after Post-RA pseudo expansion, with
machine verifier.
A 128 bit register
%vreg233:subreg_l32<def,read-undef> = LLCRMux %vreg119;
GR128Bit:%vreg233 GRX32Bit:%vreg119
gets spilled:
%vreg265:subreg_l32<def,read-undef> = LLCRMux %vreg119;
GR128Bit:%vreg265 GRX32Bit:%vreg119
ST128 %vreg265, <fi#10>, 0, %noreg; mem:ST16[FixedStack10](align=8)
GR128Bit:%vreg265
-> regalloc
%R5L<def> = LLCRMux %R6L, %R4Q<imp-def>
ST128 %R4Q<kill>, <fi#10>, 0, %nore...
2015 Jul 30
0
[LLVMdev] [3.7.0] Two late issues with cross compilation to mips
...FP %RA %D10 %D11 %D12 %D13 %D14 %D15 %F20 %F21 %F22 %F23 %F24 %F25 %F26 %F27 %F28 %F29 %F30 %F31 %S0 %S1 %S2 %S3 %S4 %S5 %S6 %S7 >, %RA<imp-def,dead>, %D6<imp-use,kill>, %SP<imp-def>, %D0<imp-def>
4672B ADJCALLSTACKUP 16, 0, %SP<imp-def>, %SP<imp-use>
4688B %vreg265<def> = COPY %D0<kill>; AFGR64:%vreg265
4704B %vreg266<def> = FMUL_D32 %vreg258, %vreg265; AFGR64:%vreg266,%vreg258,%vreg265
4720B ADJCALLSTACKDOWN 16, %SP<imp-def>, %SP<imp-use>
4736B %D6<def> = COPY %vreg255; AFGR64:%vreg255
4752B JAL <ga:@sin>, <re...
2015 Jul 30
2
[LLVMdev] [3.7.0] Two late issues with cross compilation to mips
To reduce memory consumption clobbered registers are handled with RegisterMask machine operands which contain a bitset of all registers clobbered.
- Matthias
> On Jul 29, 2015, at 3:00 PM, Daniel Sanders <daniel.sanders at imgtec.com> wrote:
>
> I believe I've identified the problem with almabench but I haven't found the root cause in the compiler yet.
>
> The