Displaying 3 results from an estimated 3 matches for "v128i64".
Did you mean:
v128i16
2016 Dec 15
2
TableGen - Help to implement a form of gather/scatter operations for Mips MSA
...m::DebugLoc&,
llvm::SDVTList, llvm::EVT, llvm::MachineMemOperand*): Assertion `memvt.getStoreSize() <=
MMO->getSize() && "Size mismatch!"' failed.>>)
The problem with this strange error reported comes from the fact I actually did NOT
have defined type v128i64 in files:
[repo]/llvm/include/llvm/IR/Intrinsics.td
[repo]/llvm/include/llvm/CodeGen/MachineValueType.h
[repo]/llvm/lib/IR/ValueTypes.cpp
[repo]/llvm/include/llvm/CodeGen/ValueTypes.td
The reason I need this type, v128i64, is that pointers have size 64 bits - my
ConnexTarg...
2016 Dec 12
0
TableGen - Help to implement a form of gather/scatter operations for Mips MSA
...40,
TargetConstant:i64<0>, t24
Widen node result 0: t46: v64i16 = extract_subvector t23, Constant:i64<64>
Widen node result 0: t48: v64i16,ch = masked_gather<LD128[<unknown>](align=256)> t0,
t46, t44, TargetConstant:i64<0>, t26
Split node result: t121: v128i64 = BUILD_VECTOR Constant:i64<0>, Constant:i64<0>,
Constant:i64<0>, Constant:i64<0>, Constant:i64<0>, Constant:i64<0>, Constant:i64<0>,
Constant:i64<0>, Constant:i64<0>, Constant:i64<0>, Constant:i64<0>, Constant:i64<0>,
Const...
2016 Dec 11
2
TableGen - Help to implement a form of gather/scatter operations for Mips MSA
Hello.
Will, thanks a lot for pointing me to the MaskedGatherSDNode and mgatherv4i32. I have
to say that the definition of the "multiclass avx512_gather" from
lib/Target/X86/X86InstrAVX512.td is difficult to follow and I prefer not to use it.
I currently have some serious problems with TableGen - it gives an assertion failure: