Displaying 1 result from an estimated 1 matches for "uret".
Did you mean:
ret
2017 Dec 21
2
How to implement lowerReturn for poring GlobalISel to RISCV?
...e without a vreg");
MIRBuilder.buildInstr(BPF::RET);
return true;
}
But how to implement it for RISCV target?
https://github.com/xiangzhai/llvm/commit/c49146edbbf655e97727e22e4a87a020fb8da6e5
Because there are separate trap return instructions[2] per privilege
level: MRET, SRET, and URET. MRET is always provided, while SRET must be
provided if supervisor mode is supported. URET is only provided if
user-mode traps are supported. and David added RISCV privileged
instructionsit[3], then merged into upstream, it might be more complex
than ARM[4] please give me some hint, thanks a l...