Displaying 3 results from an estimated 3 matches for "ttbr1_el1".
Did you mean:
ttbr0_el1
2013 Dec 03
7
[PATCH] xen: arm: Fixing ttbcr (TCR_EL1 for AArch64) size.
...m(struct vcpu *p)
/* MMU */
p->arch.vbar = READ_SYSREG(VBAR_EL1);
+#ifdef CONFIG_ARM_32
p->arch.ttbcr = READ_SYSREG(TCR_EL1);
+#else
+ p->arch.ttbcr = READ_SYSREG64(TCR_EL1);
+#endif
p->arch.ttbr0 = READ_SYSREG64(TTBR0_EL1);
p->arch.ttbr1 = READ_SYSREG64(TTBR1_EL1);
if ( is_pv32_domain(p->domain) )
@@ -168,7 +172,11 @@ static void ctxt_switch_to(struct vcpu *n)
/* MMU */
WRITE_SYSREG(n->arch.vbar, VBAR_EL1);
+#if defined(CONFIG_ARM_32)
WRITE_SYSREG(n->arch.ttbcr, TCR_EL1);
+#else
+ WRITE_SYSREG64(n->arch.ttbcr, TCR_EL1);...
2013 Feb 22
48
[PATCH v3 00/46] initial arm v8 (64-bit) support
This round implements all of the review comments from V2 and all patches
are now acked. Unless there are any objections I intend to apply later
this morning.
Ian.
2013 Jan 23
132
[PATCH 00/45] initial arm v8 (64-bit) support
First off, Apologies for the massive patch series...
This series boots a 32-bit dom0 kernel to a command prompt on an ARMv8
(AArch64) model. The kernel is the same one as I am currently using with
the 32 bit hypervisor
I haven''t yet tried starting a guest or anything super advanced like
that ;-). Also there is not real support for 64-bit domains at all,
although in one or two places I