Displaying 20 results from an estimated 286 matches for "teslas".
Did you mean:
tesla
2016 Jun 16
0
Unable to mount a USB DVD drive
I can't seem to get an external DVD drive to show up on an CentOS 7 server.
Wondering if it's just missing a driver or if I'm missing something
fundamental.
It's an external USB device that works fine on my Fedora 21 Laptop, but I never
get a /dev/ entry (EG: /dev/sr0) on the server.
What can I do to make this thing work?
[root at norman ~]# tail -f /var/log/messages; #
2009 Dec 25
0
[MESA PATCH 5/5] nv50: update after nouveau_class.h update
---
src/gallium/drivers/nv50/nv50_program.c | 2 +-
src/gallium/drivers/nv50/nv50_screen.c | 17 ++++++++---------
src/gallium/drivers/nv50/nv50_state_validate.c | 10 +++++-----
src/gallium/drivers/nv50/nv50_transfer.c | 8 ++++----
src/gallium/drivers/nv50/nv50_vbo.c | 24 ++++++++++++------------
5 files changed, 30 insertions(+), 31 deletions(-)
2009 Oct 14
0
[PATCH 3/7] nv50: submit user vbo data through the fifo
Requesting a new real buffer from the kernel and
copying all the data is wasteful e.g. if only a
few (but widely spread) vertices are accessed.
---
src/gallium/drivers/nv50/nv50_context.h | 3 +
src/gallium/drivers/nv50/nv50_vbo.c | 409 +++++++++++++++++++++++++++++--
2 files changed, 394 insertions(+), 18 deletions(-)
diff --git a/src/gallium/drivers/nv50/nv50_context.h
2009 Oct 10
0
[PATCH 1/7] nv50: use SIFC for TIC, TSC upload
Add proper flushes for TIC and TSC and remove
the costly 2D.0110 flush in nv50_flush.
Correct TIC and TSC bo sizes.
---
src/gallium/drivers/nv50/nv50_context.c | 7 ---
src/gallium/drivers/nv50/nv50_context.h | 5 ++
src/gallium/drivers/nv50/nv50_screen.c | 25 ++---------
src/gallium/drivers/nv50/nv50_state_validate.c | 53 +++++++++++++++++++++---
2023 Jun 28
1
horizontal grouped stacked plots and removing space between bars
I have code like this:
data <- read.csv("test1.csv", stringsAsFactors=FALSE, header=TRUE)
# Graph
myplot=ggplot(data, aes(fill=condition, y=value, x=condition)) +
geom_bar(position="dodge", stat="identity", width=0.5) +
scale_fill_manual(values=c("#7b3294", "#c2a5cf", "#a6dba0", "#008837"))+
2009 Jul 28
0
[PATCH 2/8] nv50: fix viewport transform
The translation also needs to be inverted, and in bypass mode
the state tracker incorrectly assumes that Y = 0 = TOP, so we
need inversion there to; NDC clipping has to be deactivated
explicitly.
---
src/gallium/drivers/nv50/nv50_state_validate.c | 31 +++++++++++++++--------
1 files changed, 20 insertions(+), 11 deletions(-)
diff --git a/src/gallium/drivers/nv50/nv50_state_validate.c
2010 May 31
1
[PATCH] nv50/exa: use dual-source blending for component-alpha composite
From: Ben Skeggs <bskeggs at redhat.com>
---
src/nv50_accel.c | 38 ++++++++------------------------------
src/nv50_accel.h | 1 -
src/nv50_exa.c | 45 ++++++++++++++++++++-------------------------
3 files changed, 28 insertions(+), 56 deletions(-)
diff --git a/src/nv50_accel.c b/src/nv50_accel.c
index 1218e18..db8c744 100644
--- a/src/nv50_accel.c
+++ b/src/nv50_accel.c
@@
2009 Jul 12
0
[PATCH 2/3] nv50: fix viewport transform
We need to invert the viewport translate/scale parameters
when the state tracker thinks we have Y_0_TOP.
If these cases, we have do to bypass mode by setting an
identity viewport transform for x, z and inversion for y,
or p.e. clear_with_quad won't work correctly.
Clipping for xy in NDC space needs to be disabled then.
---
src/gallium/drivers/nv50/nv50_context.h | 1 +
2009 Jun 21
0
[PATCH] nv50: add support for two-sided lighting
---
src/gallium/drivers/nv50/nv50_context.h | 1 +
src/gallium/drivers/nv50/nv50_program.c | 171 ++++++++++++++++++------
src/gallium/drivers/nv50/nv50_program.h | 1 +
src/gallium/drivers/nv50/nv50_state_validate.c | 3 +
4 files changed, 138 insertions(+), 38 deletions(-)
diff --git a/src/gallium/drivers/nv50/nv50_context.h
2014 Feb 28
2
Tesla shader ISA question
Hello,
I've recently run into an unknown bit in Tesla shaders, and was hoping
you could shed some light on it. I believe they're related to clamping
of some sort. Here are 2 examples (from diff shaders):
a0000401 cc054780 cvt rpi f32 $r0 f32 $r2 [unknown: 00000000 00010000]
a000060d 8c014780 cvt rni s32 $r3 f32 $r3 [unknown: 00000000 00010000]
[This is intel-style syntax, cvt =
2005 Aug 17
7
Need help with the rubyonrails wiki - instiki filters
I am trying to do a tutorial improvement on the wiki but I am having
some problems with the auto formatting. Using httdp.conf produces
http://httpd.conf when filtered. Using *.so produces .so and bold text
there after.
Is there any shorthand for the user for making text appear as it should
without the linking and re-writes? Or does the admin have to change the
filters in Instiki?
Tesla
2009 Apr 08
0
[PATCH/Gallium] nv50: update nv50_clear to new interface
Commit eb168e26aa63f11a47d70c4555cae30691a2cd57 changed the way
pipe->clear works so I figured I'd try to make an updated version, so
below is the diff - my concerns/uncertainties should be contained in
the comments.
Or maybe you want to do it the way NV40 does it, just calling
surface_fill through a utility function (althoug this does currently
seem to only clear one color buffer) .
2014 Apr 09
0
Tesla shader ISA question
Hi Ilia, sorry for the slow response.
This isn't my area of expertise, but as I understand it:
* You've correctly decoded both instructions:
* The first is a float32-to-float32 conversion, applying ceil()
* The second is a float32-to-signed-int32 conversion, rounding to
the nearest even integer
* For the {float,int}-to-{float,int} operations, bit 48 indicates
whether the
2009 Sep 12
0
[PATCH 10/13] nv50: proper linkage between VP and FP
This moves construction of the mapping between VP outputs
and FP inputs into validation.
The map also contains slots for special outputs like clip
distance and point size, so we need to at least merge the
VP related and FP related parts on validation if we want
to support those.
Now we match every single FP input component with results
from the VP and leave those not read out of the map, or
2014 Nov 01
1
Tesla branch limits?
Hello,
We're seeing a very odd issue on many (all?) tesla chips (G8x, G9x,
G200, GT21x) related to looping. People will have loops in glsl like
for (i = 0; i < 200; i++) {
...
if (cond) break;
}
And it seems like if it breaks out of the loop early, all's well, but
eventually it peeters out (I haven't figured out exactly when though).
See bug at
2018 Mar 07
1
TLD instruction usage in non-linked sampler mode
Hi Andy,
Thanks for checking! I do see an issue on Tesla as well (at least G92,
and I believe someone else reported on a GT215 or GT218). However I
haven't confirmed that it's the identical issue to what I see on Fermi
with quite as much certainty as what I've checked on a GF108. (For the
G92, the texture buffer object test fails in the same way it does on
Fermi, but there could be
2017 Aug 11
4
[PATCH] drm/nouveau: Document nouveau support for Tegra in DRIVER_DESC
nouveau supports the Tegra K1 and higher after the SoC-based GPUs converged
with the main GeForce GPU families.
Signed-off-by: Rhys Kidd <rhyskidd at gmail.com>
---
drivers/gpu/drm/nouveau/nouveau_drv.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/drivers/gpu/drm/nouveau/nouveau_drv.h b/drivers/gpu/drm/nouveau/nouveau_drv.h
index 822fe1d4d35e..fbe42ec0a5f1 100644
---
2009 May 08
0
[PATCH] gallium/nv50: fix multi-texturing
This one maps textures to sampler units (or textures to texture units
or whatever it's called), which wasn't done before. It should make the
mesa demo "multiarb" work, at least with the shader patches I sent
earlier. Of course, with this functionality one probably wouldn't have
to setup the textures in NV50_TIC anew every time, but that can be
optimized later.
2010 Feb 05
1
[PATCH] nv50/accel: Fix mangled A8+A8 shader.
Turns out we used a misaligned long instruction near the end, and the
shader was getting killed after writing R, A components. This has gone
unnoticed since the remaining G, B outputs aren't actually used.
---
src/nv50_accel.c | 5 +++--
1 files changed, 3 insertions(+), 2 deletions(-)
diff --git a/src/nv50_accel.c b/src/nv50_accel.c
index 5fa539c..1218e18 100644
--- a/src/nv50_accel.c
2013 Nov 20
0
H.264 engine differences between fermi and tesla cards
Hello,
I hope this is an appropriate style of request for this forum. I added
code to support video decoding on the tesla cards that have a
similar-style video decoding engine to fermi cards (i.e. G98, GT21x,
the IGP's -- the falcon-controlled decoding engines, rather than the
xtensa-controlled ones), by using pretty much the same logic that we
had for the fermi cards. This worked great for