Displaying 1 result from an estimated 1 matches for "shr32ri".
Did you mean:
shr32r1
2010 Oct 29
1
[LLVMdev] [LLVMDev] Register Allocation and Kill Flags
...lt;def> = MOV32ri 1; GR32:%reg16388
%reg16392<def> = XOR32ri %reg16385, 4294967294, %EFLAGS<imp-def>;
GR32:%reg16392,16385
%reg16391<def> = AND32rr *%reg16392<kill>*, %reg16384,
%EFLAGS<imp-def>; GR32:%reg16391,16392,16384
%reg16389<def> = SHR32ri %reg16391, 1, %EFLAGS<imp-def>;
GR32:%reg16389,16391
%EAX<def> = COPY %reg16389; GR32:%reg16389
RET
After my reg allocation I have
# After Register Allocation:
# Machine code for function test3:
Frame Objects:
fi#-2: size=4, align=4, fixed, at location [SP+8]
fi#-1: si...