Displaying 6 results from an estimated 6 matches for "scevgep10".
Did you mean:
scevgep15
2015 Apr 28
2
[LLVMdev] alias set collapse and LICM
On Mon, Apr 27, 2015 at 4:21 PM, Daniel Berlin <dberlin at dberlin.org> wrote:
> You can't win here (believe me, i've tried, and better people than me have
> tried, for years :P).
> No matter what you do, the partitioning will never be 100% precise. The
> only way to solve that in general is to pairwise query over the
> partitioning.
>
> Your basic problem is
2011 May 03
0
[LLVMdev] Loop-Unroll optimization
...\n", c[999]);
-------------------------------------------------
and bit-code in *Hello4.bc*
bb3: ; preds = %bb3,
%bb3.preheader
%i.17 = phi i32 [ %5, %bb3 ], [ 0, %bb3.preheader ]
%scevgep11 = getelementptr [1000 x i32]* %b, i32 0, i32 %i.17
%scevgep10 = getelementptr [1000 x i32]* %a, i32 0, i32 %i.17
%scevgep = getelementptr [1000 x i32]* %c, i32 0, i32 %i.17
%2 = load i32* %scevgep10, align 4
%3 = load i32* %scevgep11, align 4
%4 = add nsw i32 %3, %2
store i32 %4, i32* %scevgep, align 4
%5 = add nsw i32 %i.17, 1
%exitcond1 = icmp...
2011 May 04
1
[LLVMdev] Loop-Unroll optimization
...----------------------------------
>
> and bit-code in *Hello4.bc*
> bb3: ; preds = %bb3,
> %bb3.preheader
> %i.17 = phi i32 [ %5, %bb3 ], [ 0, %bb3.preheader ]
> %scevgep11 = getelementptr [1000 x i32]* %b, i32 0, i32 %i.17
> %scevgep10 = getelementptr [1000 x i32]* %a, i32 0, i32 %i.17
> %scevgep = getelementptr [1000 x i32]* %c, i32 0, i32 %i.17
> %2 = load i32* %scevgep10, align 4
> %3 = load i32* %scevgep11, align 4
> %4 = add nsw i32 %3, %2
> store i32 %4, i32* %scevgep, align 4
> %5 = add nsw i3...
2011 May 03
3
[LLVMdev] Loop-Unroll optimization
Hi,
You might want to try running -loops -loop-simplify before loop unroll.
>From loop simplify.cpp
This pass performs several transformations to transform natural loops
into a00011 // simpler form, which makes subsequent analyses and
transformations simpler and00012 // more effective.
Arushi
On Tue, May 3, 2011 at 2:17 PM, Manish Gupta <mgupta.iitr at gmail.com> wrote:
> You
2020 Jun 24
2
FW: Restrict qualifier on class members
...edule:
*** Final schedule for %bb.8 ***
SU(0): %33:gpr = LW %56:gpr, -8 :: (load 4 from %ir.scevgep8, !tbaa !14,
!noalias !13, addrspace 1)
SU(1): %34:gpr = LW %55:gpr, -8 :: (load 4 from %ir.scevgep14, !tbaa !14,
!noalias !13, addrspace 1)
SU(4): %36:gpr = LW %56:gpr, -4 :: (load 4 from %ir.scevgep10, !tbaa !14,
!noalias !13, addrspace 1)
SU(5): %37:gpr = LW %55:gpr, -4 :: (load 4 from %ir.scevgep16, !tbaa !14,
!noalias !13, addrspace 1)
SU(8): %39:gpr = LW %56:gpr, 0 :: (load 4 from %ir.lsr.iv6, !tbaa !14,
!noalias !13, addrspace 1)
SU(9): %40:gpr = LW %55:gpr, 0 :: (load 4 from %ir.lsr....
2020 Jun 22
2
Restrict qualifier on class members
Hi Jeroen,
That's great! I was trying to use the patch, what's the latest version of
the project we could apply it on?
Hi Neil,
That seems like what I can do as well! Do you happen to have some examples
lying around? Maybe a pointer to the planned presentation, if that's okay?
Thank you,
Bandhav
On Mon, Jun 22, 2020 at 1:55 AM Neil Henning <neil.henning at unity3d.com>