Displaying 1 result from an estimated 1 matches for "rtest0".
Did you mean:
test0
2007 Mar 27
0
[LLVMdev] Live intervals and aliasing registers problem
...use a minor addition to the Sparc
register description.
Add this to the SparcRegisterInfo.td at line 68:
// Rtest
class Rtest<bits<5> num, string n, list<Register> aliases> :
SparcReg<n> {
let Num = num;
let Aliases = aliases;
}
def ALIASING : Rtest<0, "Rtest0", [I0, I1]>, DwarfRegNum<0>;
Then attempt to build the attached llvm file using 'llvm-as <
vecinterval.ll | llc -debug -march=sparc vecinterval -f -o
vecinterval.s'
I get the following error:
********** COMPUTING LIVE INTERVALS **********
********** Function: _Z3fooff...