search for: r1l

Displaying 3 results from an estimated 3 matches for "r1l".

Did you mean: r11
2009 Apr 22
2
[LLVMdev] Def/Kill flags for subregisters
...t;imp-use> So far so good. After coalescing and allocating registers, I have this code: Live Ins: %R0 %R1 %P0<def> = LOAD32imm <ga:i56_s> %R2<def> = MOVE %R1<kill> %R2<def> = SRLd %R2, 16 %P1<def> = MOVE %P0 %P1<def> = ADDimm7 %P1, 4 STORE16pi %R1L<kill>, %P1<kill>, Mem:ST(2,4) [i56_s + 4] STORE8p_imm16 %R2<kill>, %P0, 6, Mem:ST(1,2) [i56_s + 6] STORE32p %R0<kill>, %P0<kill>, Mem:ST(4,4) [i56_s + 0] RTS %RETS<imp-use> The important part is: %R2<def> = MOVE %R1<kill> STORE16pi %R1L<kill...
2009 Apr 22
0
[LLVMdev] Def/Kill flags for subregisters
...scing and allocating registers, I have this > code: > > Live Ins: %R0 %R1 > %P0<def> = LOAD32imm <ga:i56_s> > %R2<def> = MOVE %R1<kill> > %R2<def> = SRLd %R2, 16 > %P1<def> = MOVE %P0 > %P1<def> = ADDimm7 %P1, 4 > STORE16pi %R1L<kill>, %P1<kill>, Mem:ST(2,4) [i56_s + 4] > STORE8p_imm16 %R2<kill>, %P0, 6, Mem:ST(1,2) [i56_s + 6] > STORE32p %R0<kill>, %P0<kill>, Mem:ST(4,4) [i56_s + 0] > RTS %RETS<imp-use> > > The important part is: > > %R2<def> = MOVE %R1&lt...
1997 Sep 12
0
Dynamic Configuration Values et al.
...9EJGGT!!H:J<5TUH/<C$],V^4HROL0!6]F-B MH6F.-40V,>NU9.P^*,'1[^6\)QA=6-^RUV]8W;(4!9*MS!397-])YX)-9:.% MG<?A7@<WW7:[V[:H[WAY17LNN65J@M*P4Y[0KM2ZN<R>C168M!>>I'MAJ[33 M744R<S[P24BG$Y9^5`$J5I!IKVBI#:"!/5>&T[\:]U[UAHCF@@")VFYZ9^K% M$1^,U>C0W[E\)1%!9$R1L;JV,M:A=5@TEL9OX7R>0%(/<$\!9=?R+IW/9_G[ M&BE4-L2XM#RUU3V#ES7H"R^(8+T3$3DN$%QZP36^CO!5-YU&(K1C`OW,8`WZ M7#L%T(\$UJ`[^B:_L.4OKM/9Q:FRTJWG8EQ:\FF"CX9RREV[_10,;.[NVH?6 M[IYJA_^)79C*!!]#?[G@$]^YX3[MLX+E0NZTS.).R[_QH:)VWA\7]DR4#(A) M4Y+2W@FS"L*---C0ZG3&A]6"4`FWF.'...