Displaying 7 results from an estimated 7 matches for "ncmul".
Did you mean:
mul
2011 Dec 10
5
[LLVMdev] Types inference in tblgen: Multiple exceptions
...form complex multiplications.
>> From clang, I emulate a complex multiplication using vectors and, at
>> the IR, I got this tblgen-friendly pattern (real component) :
>>
>> (set RARegs:$dst, (insertelt RARegs:$src,
>> (i16 (trunc (add
>> (ncmul
>> (sext (i16 (extractelt RARegs:$a, imm))),
>> (sext (i16 (extractelt RARegs:$b, imm)))
>> ),
>> (ncmul
>> (sext (i16 (extractelt RARegs:$a, imm))),
>> (sext (i16 (extractelt RARegs:$b,...
2011 Dec 09
2
[LLVMdev] Types inference in tblgen: Multiple exceptions
...x type registers.
It has two functional units to perform complex multiplications.
From clang, I emulate a complex multiplication using vectors and, at
the IR, I got this tblgen-friendly pattern (real component) :
(set RARegs:$dst, (insertelt RARegs:$src,
(i16 (trunc (add
(ncmul
(sext (i16 (extractelt RARegs:$a, imm))),
(sext (i16 (extractelt RARegs:$b, imm)))
),
(ncmul
(sext (i16 (extractelt RARegs:$a, imm))),
(sext (i16 (extractelt RARegs:$b, imm)))
)
))),
imm)...
2011 Dec 02
0
[LLVMdev] Error: Type constraint application shouldn't fail!
Hi list,
I'm trying to match a particular pattern into the SDag which looks like
this:
// non-commutative multiplication
def ncmul : SDNode<"ISD::MUL" , SDTIntBinOp,
[SDNPAssociative]>;
def mula_pat : PatFrag<(ops node:$a, node:$b),
(add
(ncmul
(sext (i16 (e...
2011 Dec 09
0
[LLVMdev] Types inference in tblgen: Multiple exceptions
...two functional units to perform complex multiplications.
> From clang, I emulate a complex multiplication using vectors and, at
> the IR, I got this tblgen-friendly pattern (real component) :
>
> (set RARegs:$dst, (insertelt RARegs:$src,
> (i16 (trunc (add
> (ncmul
> (sext (i16 (extractelt RARegs:$a, imm))),
> (sext (i16 (extractelt RARegs:$b, imm)))
> ),
> (ncmul
> (sext (i16 (extractelt RARegs:$a, imm))),
> (sext (i16 (extractelt RARegs:$b, imm)))
> )
>...
2011 Dec 10
0
[LLVMdev] Types inference in tblgen: Multiple exceptions
...ations.
>>> From clang, I emulate a complex multiplication using vectors and, at
>>> the IR, I got this tblgen-friendly pattern (real component) :
>>>
>>> (set RARegs:$dst, (insertelt RARegs:$src,
>>> (i16 (trunc (add
>>> (ncmul
>>> (sext (i16 (extractelt RARegs:$a, imm))),
>>> (sext (i16 (extractelt RARegs:$b, imm)))
>>> ),
>>> (ncmul
>>> (sext (i16 (extractelt RARegs:$a, imm))),
>>> (sext (i16 (ext...
2011 Dec 10
0
[LLVMdev] Types inference in tblgen: Multiple exceptions
...cations.
>>> From clang, I emulate a complex multiplication using vectors and, at
>>> the IR, I got this tblgen-friendly pattern (real component) :
>>>
>>> (set RARegs:$dst, (insertelt RARegs:$src,
>>> (i16 (trunc (add
>>> (ncmul
>>> (sext (i16 (extractelt RARegs:$a, imm))),
>>> (sext (i16 (extractelt RARegs:$b, imm)))
>>> ),
>>> (ncmul
>>> (sext (i16 (extractelt RARegs:$a, imm))),
>>> (sext (i16 (ext...
2011 Dec 10
1
[LLVMdev] Types inference in tblgen: Multiple exceptions
...From clang, I emulate a complex multiplication using vectors and, at
>>>> the IR, I got this tblgen-friendly pattern (real component) :
>>>>
>>>> (set RARegs:$dst, (insertelt RARegs:$src,
>>>> (i16 (trunc (add
>>>> (ncmul
>>>> (sext (i16 (extractelt RARegs:$a, imm))),
>>>> (sext (i16 (extractelt RARegs:$b, imm)))
>>>> ),
>>>> (ncmul
>>>> (sext (i16 (extractelt RARegs:$a, imm))),
>>>>...