search for: nakajima

Displaying 20 results from an estimated 134 matches for "nakajima".

Did you mean: najima
2018 Nov 20
2
[fdo] Mailing list of AccountsService does not found
Hi, Product "AccountsService" was disappeared. https://bugs.freedesktop.org/enter_bug.cgi Only contact by gitlab ? Thanks, Akira Nakajima On 2018/11/20 16:19, Alan Coopersmith wrote: > On 11/19/18 10:50 PM, Nakajima Akira wrote: >> Hi, >> >> Mailing list of AccountsService does not found. >> https://lists.freedesktop.org/mailman/listinfo/ >> >> Only found gitlab which looks hardly working. &gt...
2005 Sep 08
4
Hg problem?
I keep getting the following errors on different machines (x86_32 and x86_64). Hg version is 0.6c. searching for changes adding changesets adding manifests adding file changes Traceback (most recent call last): File "/usr/bin/hg", line 13, in ? commands.run() File "/usr/lib64/python2.3/site-packages/mercurial/commands.py", line 1461, in run
2014 Sep 18
4
Standardizing an MSR or other hypercall to get an RNG seed?
On Thu, Sep 18, 2014 at 10:42 AM, Nakajima, Jun <jun.nakajima at intel.com> wrote: > On Thu, Sep 18, 2014 at 10:20 AM, KY Srinivasan <kys at microsoft.com> wrote: >> >> >>> -----Original Message----- >>> From: Paolo Bonzini [mailto:paolo.bonzini at gmail.com] On Behalf Of Paolo >>> Bonzi...
2014 Sep 18
4
Standardizing an MSR or other hypercall to get an RNG seed?
On Thu, Sep 18, 2014 at 10:42 AM, Nakajima, Jun <jun.nakajima at intel.com> wrote: > On Thu, Sep 18, 2014 at 10:20 AM, KY Srinivasan <kys at microsoft.com> wrote: >> >> >>> -----Original Message----- >>> From: Paolo Bonzini [mailto:paolo.bonzini at gmail.com] On Behalf Of Paolo >>> Bonzi...
2006 Mar 02
2
[PATCH ] don''t compile HVM_DBG_LOG into xen by default
Don''t compile HVM_DBG_LOG into xen by default. Signed-off-by: Xin Li <xin.b.li@intel.com> Signed-off-by: Jun Nakajima <jun.nakajima@intel.com> _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
2008 Nov 24
4
EPT walks for guest page table
Hi, I am really confused about NPT walks for guest page table , and eager to know the details about it. It is treated as data writes even if the access itself is a code read in AMD NPT.I just want to know : is it the same in EPT? Could anyone help me? I would like to know that very much Thank you in advance Bo Ma _______________________________________________ Xen-devel mailing list
2014 Sep 18
3
Standardizing an MSR or other hypercall to get an RNG seed?
> -----Original Message----- > From: Paolo Bonzini [mailto:paolo.bonzini at gmail.com] On Behalf Of Paolo > Bonzini > Sent: Thursday, September 18, 2014 10:18 AM > To: Nakajima, Jun; KY Srinivasan > Cc: Mathew John; Theodore Ts'o; John Starks; kvm list; Gleb Natapov; Niels > Ferguson; Andy Lutomirski; David Hepkin; H. Peter Anvin; Jake Oshins; Linux > Virtualization > Subject: Re: Standardizing an MSR or other hypercall to get an RNG seed? > > Il 18...
2014 Sep 18
3
Standardizing an MSR or other hypercall to get an RNG seed?
> -----Original Message----- > From: Paolo Bonzini [mailto:paolo.bonzini at gmail.com] On Behalf Of Paolo > Bonzini > Sent: Thursday, September 18, 2014 10:18 AM > To: Nakajima, Jun; KY Srinivasan > Cc: Mathew John; Theodore Ts'o; John Starks; kvm list; Gleb Natapov; Niels > Ferguson; Andy Lutomirski; David Hepkin; H. Peter Anvin; Jake Oshins; Linux > Virtualization > Subject: Re: Standardizing an MSR or other hypercall to get an RNG seed? > > Il 18...
2005 Aug 17
2
[PATCH] Increasing E820MAX
We found machines with >32 E820 memory map entries, where Xen fails to boot (but Linux does boot fine). The native Linux (both x86 and x86_86) already has: #define E820MAX 128 /* number of entries in E820MAP */ Signed-off-by: Jun Nakajima <jun.nakajima@intel.com> Jun --- Intel Open Source Technology Center -- diff -r 3bb1857981e6 -r 51e9c0c806b2 xen/include/asm-x86/e820.h --- a/xen/include/asm-x86/e820.h Tue Aug 16 19:38:22 2005 +++ b/xen/include/asm-x86/e820.h Wed Aug 17 17:00:29 2005 @@ -3,7 +3,7 @@ #include <asm/pa...
2006 Nov 29
25
EFER in HVM guests
Is it intentional that - under SVM, 32-bit guests can freely set EFER.LME - under VMX, 32-bit guests can''t access EFER at all? Thanks, Jan _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
2009 Jan 14
1
[Patch] a bugfix to the oprofile code
...ction passive_domain_do_rdmsr() were not sufficient. Also the same checks were done in the function passive_domain_do_wrmsr(). So these common checks are moved in a new single function passive_domain_msr_op_checks(). Signed-off-by: Nitin A Kamble <nitin.a.kamble@intel.com> Signed-off-by: Jun Nakajima <jun.nakajima@intel.com> Please Apply, Thanks & Regards, Nitin _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
2014 Sep 18
3
Standardizing an MSR or other hypercall to get an RNG seed?
On Thu, Sep 18, 2014 at 9:36 AM, KY Srinivasan <kys at microsoft.com> wrote: > > I am copying other Hyper-V engineers to this discussion. > Thanks, K.Y. In terms of the address for the MSR, I suggest that you choose one from the range between 40000000H - 400000FFH. The SDM (35.1 ARCHITECTURAL MSRS) says "All existing and future processors will not implement any features using
2014 Sep 18
3
Standardizing an MSR or other hypercall to get an RNG seed?
On Thu, Sep 18, 2014 at 9:36 AM, KY Srinivasan <kys at microsoft.com> wrote: > > I am copying other Hyper-V engineers to this discussion. > Thanks, K.Y. In terms of the address for the MSR, I suggest that you choose one from the range between 40000000H - 400000FFH. The SDM (35.1 ARCHITECTURAL MSRS) says "All existing and future processors will not implement any features using
2005 Aug 19
15
x86_64 SLES 9 SP2 build break
I am trying to build xen on x86_64 SLES 9 SP2 box this morning and am getting this error: arch/xen/kernel/built-in.o(.text+0x1bd6): In function `__do_suspend'': : undefined reference to `HYPERVISOR_vcpu_pickle'' make[4]: *** [.tmp_vmlinux1] Error 1 make[4]: Leaving directory `/tmp/xen-unstable.hg/linux-2.6.12-xen0'' make[3]: *** [build] Error 2 make[3]: Leaving directory
2014 Sep 19
2
Standardizing an MSR or other hypercall to get an RNG seed?
On Thu, Sep 18, 2014 at 5:49 PM, Nakajima, Jun <jun.nakajima at intel.com> wrote: > On Thu, Sep 18, 2014 at 3:07 PM, Andy Lutomirski <luto at amacapital.net> wrote: > >> So, as a concrete straw-man: >> >> CPUID leaf 0x48000000 would return a maximum leaf number in EAX (e.g. >> 0x48000001) along wit...
2014 Sep 19
2
Standardizing an MSR or other hypercall to get an RNG seed?
On Thu, Sep 18, 2014 at 5:49 PM, Nakajima, Jun <jun.nakajima at intel.com> wrote: > On Thu, Sep 18, 2014 at 3:07 PM, Andy Lutomirski <luto at amacapital.net> wrote: > >> So, as a concrete straw-man: >> >> CPUID leaf 0x48000000 would return a maximum leaf number in EAX (e.g. >> 0x48000001) along wit...
2018 Nov 20
2
[fdo] Mailing list of AccountsService does not found
Hi, Mailing list of AccountsService does not found. https://lists.freedesktop.org/mailman/listinfo/ Only found gitlab which looks hardly working. https://gitlab.freedesktop.org/accountsservice/accountsservice/issues Do I ask questions to this Gitlab Issues about AccountsService? Thanks, Akira Nakajima
2014 Sep 18
0
Standardizing an MSR or other hypercall to get an RNG seed?
...y it might make more sense to define a cross-VM *cpuid* range. The cpuid leaf can just point to the MSR. The big question is who will be willing to be the registrar. On September 18, 2014 11:35:39 AM PDT, Andy Lutomirski <luto at amacapital.net> wrote: >On Thu, Sep 18, 2014 at 10:42 AM, Nakajima, Jun ><jun.nakajima at intel.com> wrote: >> On Thu, Sep 18, 2014 at 10:20 AM, KY Srinivasan <kys at microsoft.com> >wrote: >>> >>> >>>> -----Original Message----- >>>> From: Paolo Bonzini [mailto:paolo.bonzini at gmail.com] On Behalf...
2005 Jun 11
5
[PATCH] Fixing iopl and ioperm
...share ioport.c, fixing LTP iopl and ioperm testcase failures (on both). We found an iopl testcase failing even on x86 xenlinux. Now x86-64 xenlinux should have the same results regarding the LTP testcases (as far as we tested). Signed-off-by: Li B Xin <li.b.xin@intel.com> Signed-off-by: Jun Nakajima <jun.nakajima@intel.com> Jun --- Intel Open Source Technology Center _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
2013 Nov 14
2
[PATCH] x86/VT-x: Disable MSR intercept for SHADOW_GS_BASE.
...t. From: Paul Durrant <paul.durrant@citrix.com> Signed-off-by: Paul Durrant <paul.durrant@citrix.com> Signed-off-by: Andrew Cooper <andrew.cooper3@citrix.com> CC: Keir Fraser <keir@xen.org> CC: Jan Beulich <JBeulich@suse.com> CC: Tim Deegan <tim@xen.org> CC: Jun Nakajima <jun.nakajima@intel.com> CC: Eddie Dong <eddie.dong@intel.com> --- xen/arch/x86/hvm/vmx/vmcs.c | 1 + 1 file changed, 1 insertion(+) diff --git a/xen/arch/x86/hvm/vmx/vmcs.c b/xen/arch/x86/hvm/vmx/vmcs.c index 290b42f..4aab971 100644 --- a/xen/arch/x86/hvm/vmx/vmcs.c +++ b/xen/arch...