search for: mvi

...eral, if you're looking to interact with the DAGCombine simplifications, then you should somehow transform your loads into POST_INC loads. You can also introduce target-specific DAGCombine code, or a MI-level peephole pass. Our architecture has a Post increment Indirect Move Instruction (MVI) which loads 1 Byte data from memory to Accumulator. It is of the form : MVI A, [BBh] ; Here location BBh is a pointer and its value will be incremented after the MVI Instruction. So after one MVI Instruction the pointer now points to the next Byte of data. Any pointer load whether i...

----- Original Message ----- > Hi Hal, > > > Our Architecture has indirect move instruction which increments > the > pointer implicitly and the target only has i8 type values. So the > load > of i16 will be converted to two i8 target loads wherein after the > first > load instruction, the pointer to the first i8 address will > automatically >

Hi Hal, Our Architecture has indirect move instruction which increments the pointer implicitly and the target only has i8 type values. So the load of i16 will be converted to two i8 target loads wherein after the first load instruction, the pointer to the first i8 address will automatically increment to point to the next i8 value. So the post increment nature is in the Target. A normal

Dear all I have a dataset examining the probability of a population surviving (calculated from a logistic regression) of a species over a 200yr period. The predictor variables are either continuous but non-normal (e.g. temperature, oxygen) or categorical (e.g. channelisation), unfortunately I also have a large amount of missing values. Year Decline Temperature Oxygen Channelisation 1800

...00000000000004d9 00000000007ea992 000000000015bf8a 00000000021dbc28 [ 0.839731] Krnl Code: 000000000015bf7e: c0200033e838 larl %r2,7d8fee 000000000015bf84: c0e50028cd62 brasl %r14,675a48 #000000000015bf8a: a7f40001 brc 15,15bf8c >000000000015bf8e: 9201a000 mvi 0(%r10),1 000000000015bf92: a7f4ffe2 brc 15,15bf56 000000000015bf96: 0707 bcr 0,%r7 000000000015bf98: ebdff0800024 stmg %r13,%r15,128(%r15) 000000000015bf9e: a7f13fe0 tmll %r15,16352 [ 0.839749] Call Trace: [ 0.839751] ([<000000000015bf8a>]...

...00000000000004d9 00000000007ea992 000000000015bf8a 00000000021dbc28 [ 0.839731] Krnl Code: 000000000015bf7e: c0200033e838 larl %r2,7d8fee 000000000015bf84: c0e50028cd62 brasl %r14,675a48 #000000000015bf8a: a7f40001 brc 15,15bf8c >000000000015bf8e: 9201a000 mvi 0(%r10),1 000000000015bf92: a7f4ffe2 brc 15,15bf56 000000000015bf96: 0707 bcr 0,%r7 000000000015bf98: ebdff0800024 stmg %r13,%r15,128(%r15) 000000000015bf9e: a7f13fe0 tmll %r15,16352 [ 0.839749] Call Trace: [ 0.839751] ([<000000000015bf8a>]...

Hi, I have few questions on the specification. * Just to understand : - What is the interest of super blocks ? Is it to save place when recording coded block flags (7.3) ? - What is the advantage of using the coded order ? it is more often easier with raster order (especially to find neighbor in 7.8.1 for exemple). Is it to simplify the correspondence between block, macro block

...nt, but that kind of response time wouldn't be good enough for spin loops.) FWIW, the exact quote from the architecture manual is: > Following is an example showing the effects of serialization. Location > A initially contains FF hex. > > CPU 1 CPU 2 > MVI A,X'00' G CLI A,X'00' > BCR 15,0 BNE G > > The BCR 15,0 instruction executed by CPU 1 is a serializing > instruction that ensures that the store by CPU 1 at location A is > completed. However, CPU 2 may loop indefinitely, or until the n...

...00000000007ea992 000000000015bf8a 00000000021dbc28 > [ 0.839731] Krnl Code: 000000000015bf7e: c0200033e838 larl %r2,7d8fee > 000000000015bf84: c0e50028cd62 brasl %r14,675a48 > #000000000015bf8a: a7f40001 brc 15,15bf8c > >000000000015bf8e: 9201a000 mvi 0(%r10),1 > 000000000015bf92: a7f4ffe2 brc 15,15bf56 > 000000000015bf96: 0707 bcr 0,%r7 > 000000000015bf98: ebdff0800024 stmg %r13,%r15,128(%r15) > 000000000015bf9e: a7f13fe0 tmll %r15,16352 > [ 0.839749] Call Trace: > [ 0.83975...

...00000000007ea992 000000000015bf8a 00000000021dbc28 > [ 0.839731] Krnl Code: 000000000015bf7e: c0200033e838 larl %r2,7d8fee > 000000000015bf84: c0e50028cd62 brasl %r14,675a48 > #000000000015bf8a: a7f40001 brc 15,15bf8c > >000000000015bf8e: 9201a000 mvi 0(%r10),1 > 000000000015bf92: a7f4ffe2 brc 15,15bf56 > 000000000015bf96: 0707 bcr 0,%r7 > 000000000015bf98: ebdff0800024 stmg %r13,%r15,128(%r15) > 000000000015bf9e: a7f13fe0 tmll %r15,16352 > [ 0.839749] Call Trace: > [ 0.83975...

Hi, Any can help me fixme:ole:CoRegisterMessageFilter stub fixme:heap:RtlCompactHeap stub fixme:heap:RtlCompactHeap stub fixme:heap:RtlCompactHeap stub fixme:heap:RtlCompactHeap stub fixme:heap:RtlCompactHeap stub wine: Unhandled page fault on write access to 0x414b03f1 at address 0x41c3b051 (thread 000d), starting debugger... WineDbg starting on pid 0xc Unhandled exception: page fault on write

Hola, I've done everything as correct as I can see in smb.conf under fresh ubuntu 6.06 fully updated install to have it run as a PDC on hostname florentine, domain DAVEYST. There are no testparm errors. I've added users with useradd and smbpasswd -a I've added machines with useradd and smbpasswd -a -m I can see the server in my network neighbourhood and access/browse folders on

...*z)Ctd~9kHy}5F?v9BputtIqL`{6nN)FqOx|@>yMpwatG&Z zBJS%6zH8EVSZGp7HLOdTp*tCdZloK!mFo`ASK07m-Fd8cn!u~aX3~6{FG2l3z^BI> zvXrXY!j6bpe^ER(lp|K%ANdWYD(+T;wN6h$AzOUD)dL}HQmJ%*ZQnj5^>NJOe>KIV z1jZ{Aidm8*nZEw|>%ym>jKNy{Ig~6%rl3`$D7ljH7ccdB4|{uiw#*8^_}aIR=TZ_R z#Fv$&I)?WmXyn&=pQt3AmVIwFpq|48-0R-?TgAu0^~}b!T6jWsOltH_q8Id}Lx%$N zY3Lm|V2RJDRX8>&ujdo}^)M__f2Lj~Qv5p6fDbp1z*~11d*e)8TlU7mKNPiv9onLN ziqdZqA9I4t(|br&xv;@z82cOtQe;s1!ud0*A9HO6&C=EpR`@UViq2wMoQy(S%zx^A z#Xg5YynOQ$-VMs6$*9j|$L^l>GP85KvBy!~%Wy9<uMMDsa{(GdOY&0UC{4c!Iq?*! zZF#G~VbYA`vL7x*7Z@M+4t`vx-Sj{7...

...ZMfHp8dEtA/7rFbeKBhfRnw8uESyCAmlWSzAFiGjQq/XewLoBJUP lA+MHZPVY/zPkS5hJKMY6a998fE687EvIy4OXCLZhIRsFovAQjY85Ndj9hmVDJsD6RPmStwvcXSl AZIAVu2cb45s3MA3xm20vpJgiDHF2bk/+abUGzOqshqSm1ObM+qzFpoWxrUnL0pdmNGatYqvNK6I u8u6wfiQaaftFfsZftp4Ou4da+bwwrtjfC73+DExjGJsMTxmuzOxm5AyvgRIFXzGcNqe/fIm4fPZ 3gGgpd6BoaWz2UvxmVIiHgYIBJJtSdeNK0pLS0q1caM75xpPsi1tXNF1iTaPO8dkbFx46pEV4WWV C049+taq+w/sW7163741q2+czU8xmV3/i5beQe3M4ODg0acfep79ZPCHFy7i3X/Bx/PvJRweInYu wxOUzW6JRu4AMdgYL0LCHAmx2ampjqQIP+SLs8pytiM+gZHJHtH+pkdUZ4SmXcSt8EShbn/SxMLL x2zHvAihb1QSgmtstOq4NnPViNCInclPJh+1nLa8k2WOSbYn5GVKMWMMY+IOIggSgmBLjk1NSk4+ nmBNSUhOSbD...

Hello list. I'm trying to rebuild the 2.6.9.67.0.20.EL kernel, but it fails even without modifications. How did I try it? Created a (non-root) build environment (not a mock ) Installed the kernel.scr.rpm and did a rpmbuild -ba --target=`uname -m` kernel-2.6.spec 2> prep-err.log | tee prep-out.log The build failed at the end: Processing files: kernel-xenU-devel-2.6.9-67.0.20.EL Checking