search for: jiong

Displaying 20 results from an estimated 69 matches for "jiong".

Did you mean: jiang
2013 Mar 23
3
[LLVMdev] About commit TILE-Gx backend to community repository and default disabled
on 2013/3/23 1:52, Chris Lattner wrote: > On Mar 19, 2013, at 8:58 PM, Jiong Wang <jiwang at tilera.com> wrote: > >> Hi Chris, >> >> could you please comment on committing TILE-Gx backend into community? > Hi Jiong, > > I don't have any special advice here. It sounds like the general functionality level is high enough. Taking it int...
2013 Mar 23
0
[LLVMdev] About commit TILE-Gx backend to community repository and default disabled
On 03/23/2013 10:51 AM, Jiong Wang wrote: > on 2013/3/23 1:52, Chris Lattner wrote: >> On Mar 19, 2013, at 8:58 PM, Jiong Wang <jiwang at tilera.com> wrote: >> >>> Hi Chris, >>> >>> could you please comment on committing TILE-Gx backend into community? >> Hi Jiong, >>...
2007 Oct 10
3
save lm output into vectors
Hi, May I ask how I can save the coefficients and the p values into a table? thanks. jiong The email message (and any attachments) is for the sole...{{dropped:11}}
2013 Mar 07
2
[LLVMdev] [RFC] TileGX, a new backend for Tilera's many core processor
On Thu, Mar 7, 2013 at 6:33 PM, Jiong Wang <jiwang at tilera.com> wrote: > Hi all, > > Updated the patches for TILE-Gx backend: > > 1. added initial regression tests for tilegx codegen. > 2. added initial regression tests for MC Layer. > 3. fixed those commenting style issues. > > please review, thanks....
2013 Mar 01
3
[LLVMdev] RFC: TileGX, a new backend for Tilera's many core processor
On 03/01/2013 02:57 PM, Hal Finkel wrote: Hi Hal, thanks for feedback. > Jiong, I am happy to see the Tile backend being offered for upstream inclusion. Among other things, in the long run, this may help inform and motivate many-core capabilities in LLVM. > > First, can you elaborate on the future maintenance and development plans for the target code? Do you plan to add...
2013 Mar 20
2
[LLVMdev] About commit TILE-Gx backend to community repository and default disabled
...failures are caused by lack of old jit support. Test-Suite Result === Expected Passes : 953 Unexpected Failures: 14 (all 14 failures has the same output as tilegx gcc, most of them are about float precision issue) 于 2013/3/16 2:37, Tom Stellard 写道: > On Fri, Mar 15, 2013 at 05:38:28PM +0800, Jiong Wang wrote: >> Hi Chandler, >> >> on 2013/3/15 17:15, Chandler Carruth wrote: >>> On Fri, Mar 15, 2013 at 1:54 AM, Jiong Wang <jiwang at tilera.com >>> <mailto:jiwang at tilera.com>> wrote: >>> >>> I agree that everyone should co...
2013 Mar 22
0
[LLVMdev] About commit TILE-Gx backend to community repository and default disabled
On Mar 19, 2013, at 8:58 PM, Jiong Wang <jiwang at tilera.com> wrote: > Hi Chris, > > could you please comment on committing TILE-Gx backend into community? Hi Jiong, I don't have any special advice here. It sounds like the general functionality level is high enough. Taking it into mainline sounds great, so...
2013 Mar 08
0
[LLVMdev] [RFC] TileGX, a new backend for Tilera's many core processor
On 03/08/2013 04:48 AM, Dmitri Gribenko wrote: > On Thu, Mar 7, 2013 at 6:33 PM, Jiong Wang <jiwang at tilera.com> wrote: >> Hi all, >> >> Updated the patches for TILE-Gx backend: >> >> 1. added initial regression tests for tilegx codegen. >> 2. added initial regression tests for MC Layer. >> 3. fixed those commenting style issues. >...
2013 Mar 03
0
[LLVMdev] AESOP autoparallelizing compiler
...e released implementation are loop memory dependence analysis and parallel code generation using calls to POSIX threads. Interesting ! I happen to finish the initial TileGX backend support, which is a many core processor. I am looking forward to testing AESOP on TileGX silicon. --- Regards, Jiong > Since we currently have only a 2-person development team, we are still on LLVM 3.0, and some of the code could use some cleanup. Still, we hope that the work will be of interest to some. > > We would welcome any feedback, comments or questions! > > Thanks, > Tim Creech > ___...
2013 Apr 11
2
[LLVMdev] Migration from JIT to MCJIT
...an Weiss <eran.weiss at emc.com<mailto:eran.weiss at emc.com>> Cc: "llvmdev at cs.uiuc.edu<mailto:llvmdev at cs.uiuc.edu>" <llvmdev at cs.uiuc.edu<mailto:llvmdev at cs.uiuc.edu>>, Jim Grosbach <grosbach at apple.com<mailto:grosbach at apple.com>>, Jiong Wang <jiwang at tilera.com<mailto:jiwang at tilera.com>> Subject: RE: [LLVMdev] Migration from JIT to MCJIT Eran, Is there any chance you could boil this down to a small reproducer? I’ve got a mid-to-long-term goal of getting rid of the ugliness in LLDB that Jim mentioned, and fixing...
2013 Mar 01
0
[LLVMdev] RFC: TileGX, a new backend for Tilera's many core processor
----- Original Message ----- > From: "Jiong Wang" <jiwang at tilera.com> > To: "Hal Finkel" <hfinkel at anl.gov> > Cc: "LLVM Developers Mailing List" <llvmdev at cs.uiuc.edu>, cfe-dev at cs.uiuc.edu > Sent: Friday, March 1, 2013 1:34:15 AM > Subject: Re: [LLVMdev] RFC: TileGX, a new back...
2013 Mar 02
3
[LLVMdev] RFC: TileGX, a new backend for Tilera's many core processor
...agraph for ReleaseNotes. > > + // save lr to caller's stack reserve slot 0 > > Comments should start with a capital letter and end with a full stop. Hi Damitri, thanks for your time to review, I will fix these things according to llvm coding style doc. --- Regards, Jiong > > Dmitri > -- Regards, Jiong. Wang Tilera Corporation.
2013 Apr 11
0
[LLVMdev] Migration from JIT to MCJIT
...an. I’m not sure how soon I’ll have a solution for you, but it’s on my to-do list now. I’ll also create a bugzilla record for this problem. -Andy From: Weiss, Eran [mailto:Eran.Weiss at emc.com] Sent: Thursday, April 11, 2013 12:40 AM To: Kaylor, Andrew Cc: llvmdev at cs.uiuc.edu; Jim Grosbach; Jiong Wang Subject: Re: [LLVMdev] Migration from JIT to MCJIT Andrew, I've attached a small reproduction of the issue. Reproduce by: $ /usr/bin/g++ `llvm-config --cxxflags` -g -m32 -c mcjit_external_symbol.cpp $ /usr/bin/g++ `llvm-config --ldflags` -g -m32 -o mcjit_external_symbol mcjit_external_sy...
2007 Jun 11
3
if statement
Hi all, I have a rather naive question. I have the height of 100 individuals in a table and I want to assign the tallest 30% as Case=1 and the bottom 30% as Case=0. How do I do that? thanks. jiong The email message (and any attachments) is for the sole use of the intended recipient(s) and may contain confidential information. Any unauthorized review, use, disclosure or distribution is prohibited. If you are not the intended recipient, please contact the sender by reply email and destroy a...
2013 Mar 01
2
[LLVMdev] RFC: TileGX, a new backend for Tilera's many core processor
...look at one of the other more-recent targets, like AArch64, to get an idea of what is required). thanks for pointting this out, I will add regression tests, then re-send the patch. before this, please feel free to give comments and suggestions on the existed patches. --- Regards, Jiong > > -Hal > >> >> You say that there are unexpected failures in the regression tests >> and in the test suite. Do you understand these? yes, I have done >> investigation on these failures. >> >> regression (44 failures) >> === >> 20: caused...
2007 Oct 09
2
regression by groups
Hi All, I want to run regression (lm) on my dependant variable by gender and race. How do I integrate the "by" function in lm? thanks. jiong The email message (and any attachments) is for the sole...{{dropped:11}}
2017 Sep 22
0
[iovisor-dev] [PATCH RFC 3/4] New 32-bit register set
Hi, Jiong, The new patch looks good. I did some basic testing on net-next:samples/bpf and net-next:tools/testing/selftests/bpf and it works fine. All existing llvm unit tests are not impacted as well as expected. I have applied the patch to the trunk. Besides your other work to support 32bit abi, it would...
2013 Apr 10
2
[LLVMdev] Migration from JIT to MCJIT
...implemented. Unfortunately, I don’t know enough about MachO to help with this one. Maybe Jim Grosbach can help? > > -Andy > > From: llvmdev-bounces at cs.uiuc.edu [mailto:llvmdev-bounces at cs.uiuc.edu] On Behalf Of Weiss, Eran > Sent: Tuesday, April 09, 2013 11:51 PM > To: Jiong Wang > Cc: llvmdev at cs.uiuc.edu > Subject: Re: [LLVMdev] Migration from JIT to MCJIT > > Thank you for the help. > > The relocation type value is anded with 0xffffffffL. (RuntimeDyldMachO.cpp:214) > Maybe this mask should be different? > Anyway, it seems like this relo...
2007 Jun 29
2
why this doesn't work for qqnorm
...norm every column in a table. When I try the first column using qqnorm(table$column1), it worked. But when I use qqnorm(table[1]), it tells me "Error in stripchart(x1, ...) : invalid plotting method". What happen? How can I make a function that qqnorms every column? thanks a lot. -jiong The email message (and any attachments) is for the sole use of the intended recipient(s) and may contain confidential information. Any unauthorized review, use, disclosure or distribution is prohibited. If you are not the intended recipient, please contact the sender by reply email and destroy a...
2013 Mar 23
2
[LLVMdev] About commit TILE-Gx backend to community repository and default disabled
于 2013/3/23 23:14, Tobias Grosser 写道: > On 03/23/2013 10:51 AM, Jiong Wang wrote: >> on 2013/3/23 1:52, Chris Lattner wrote: >>> On Mar 19, 2013, at 8:58 PM, Jiong Wang <jiwang at tilera.com> wrote: >>> >>>> Hi Chris, >>>> >>>> could you please comment on committing TILE-Gx backend into community? >...