Displaying 1 result from an estimated 1 matches for "imm11".
Did you mean:
imm16
2012 May 24
0
[LLVMdev] MC Hammer Test results
...encoded correctly. I1 and I2 are not being
decoded correctly
echo 0x00 0xf0 0x00 0xb0 | .../llvm-mc -triple thumbv7 -show-encoding
-disassemble -show-inst
This is the T4 encoding of the wide branch instruction. The branch target is
encoded as
SignExtend(S:(NOT(J1 EOR S)):(NOT(J2 EOR S)):imm10:imm11:0, 32) the current
implementation missed out the EOR-ing.
[bug 5] - PLD with -ve offset is re-encoding to have +ve offset
reproduce with: echo 0x1f 0xf8 0x01 0xf0 | .../llvm-mc -triple thumbv7
-show-encoding -disassemble -show-inst
[bug 6] - VST1.16 with alignment 16 is re-encoded to unaligned...