Displaying 3 results from an estimated 3 matches for "hasthumb2hardwaredivide".
2009 Dec 01
0
[LLVMdev] thumb2 has divide instructions
I'm working with a Cortex-M3 core which is v7-M profile, and it has udiv and sdiv.
bagel
Jim Grosbach wrote:
> Hello,
>
> As I understand it, the divide instructions are only available on the
> v7-R profile of the v7 architecture. Is that incorrect?
>
> -Jim
2009 Dec 01
4
[LLVMdev] thumb2 has divide instructions
The thumb2 instructions include unsigned and signed divide.
Attached are a patch and test routine.
-------------- next part --------------
An embedded and charset-unspecified text was scrubbed...
Name: div.diff
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20091201/675cf4c5/attachment.ksh>
-------------- next part --------------
An embedded and charset-unspecified text was
2009 Dec 01
2
[LLVMdev] thumb2 has divide instructions
...tely desirable to support them for processors which do have
> them, but they need to be conditionalized such that they're only used
> when they're available. The instruction predicates are the best way to
> do that. For now, I would suggest adding a predicate such as
> "HasThumb2HardwareDivide" and hooking it up to a command line option to
> enable (see UseNEONFP in ARMSubTarget.cpp for an example of how to do
> that). You can then auto-enable it when the CPU string is "cortex-m3",
> as is done for the UseNEONFP option on the A8 (see the bottom of the
> ARM...