Displaying 2 results from an estimated 2 matches for "f816eca0".
2013 Aug 13
0
[LLVMdev] How to eliminate duplicated load/store IR in LLVM?
...ailing list
LLVMdev at cs.uiuc.edu<mailto:LLVMdev at cs.uiuc.edu> http://llvm.cs.uiuc.edu
http://lists.cs.uiuc.edu/mailman/listinfo/llvmdev
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20130813/f816eca0/attachment.html>
2013 Aug 13
2
[LLVMdev] How to eliminate duplicated load/store IR in LLVM?
Hi,
We are writing a binary translator with LLVM. There are a lot of
duplicated load/store IR instruction generated by our binary translator.
Is there any kind of optimization pass which can eliminate those
duplicated load/store instruction? We know that this kind of optimization
can be harmful under some circumstances such as multi-threading, but it's
safe in our model.
Bin LI,