Displaying 11 results from an estimated 11 matches for "d72246".
Did you mean:
d72245
2020 Jan 06
2
Encode target-abi into LLVM bitcode for LTO.
...tle weird approach to init target-abi option before construct
>> AsmBackend[1] or reassign target-abi option in getSubtargetImpl and do some
>> hack in backend[2].
>>
>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see llc.cpp)
>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
>>
>> I think [1] and [2] are not good enough, the other ideals like
>>
>> 3. encode target abi info in triple name. ex. riscv64-unknown-elf-lp64d
>> 4. encode target-abi into in target-feature (maybe it's not a good ideal
>> because m...
2020 Jan 06
2
Encode target-abi into LLVM bitcode for LTO.
...e AsmBackend construction, so
I use some little weird approach to init target-abi option before construct
AsmBackend[1] or reassign target-abi option in getSubtargetImpl and do some
hack in backend[2].
1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see llc.cpp)
2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
I think [1] and [2] are not good enough, the other ideals like
3. encode target abi info in triple name. ex. riscv64-unknown-elf-lp64d
4. encode target-abi into in target-feature (maybe it's not a good ideal
because mips reverted this approach
before. http://llvm.org/v...
2020 Jan 07
2
Encode target-abi into LLVM bitcode for LTO.
...et-abi option before construct AsmBackend[1] or reassign target-abi option in getSubtargetImpl and do some hack in backend[2].
>
> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy <https://reviews.llvm.org/D72245#change-sHyISc6hOqcy> (see llc.cpp)
> 2. https://reviews.llvm.org/D72246 <https://reviews.llvm.org/D72246> (see RISCVAsmBackend.h)
>
> I think [1] and [2] are not good enough, the other ideals like
>
> 3. encode target abi info in triple name. ex. riscv64-unknown-elf-lp64d
> 4. encode target-abi into in target-feature (maybe it's not a good id...
2020 Jan 07
2
Encode target-abi into LLVM bitcode for LTO.
...n before construct AsmBackend[1] or reassign target-abi option in getSubtargetImpl and do some hack in backend[2].
>>
>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy <https://reviews.llvm.org/D72245#change-sHyISc6hOqcy> (see llc.cpp)
>> 2. https://reviews.llvm.org/D72246 <https://reviews.llvm.org/D72246> (see RISCVAsmBackend.h)
>>
>> I think [1] and [2] are not good enough, the other ideals like
>>
>> 3. encode target abi info in triple name. ex. riscv64-unknown-elf-lp64d
>> 4. encode target-abi into in target-feature (maybe it...
2020 Jan 08
3
Encode target-abi into LLVM bitcode for LTO.
...struct AsmBackend[1] or reassign target-abi option in
>>>>>> getSubtargetImpl and do some hack in backend[2].
>>>>>>
>>>>>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see llc.cpp)
>>>>>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
>>>>>>
>>>>>> I think [1] and [2] are not good enough, the other ideals like
>>>>>>
>>>>>> 3. encode target abi info in triple name. ex.
>>>>>> riscv64-unknown-elf-lp64d
>>>>...
2020 Jan 09
2
Encode target-abi into LLVM bitcode for LTO.
...>>>>> getSubtargetImpl and do some hack in backend[2].
>>>>>>>>
>>>>>>>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see llc.cpp
>>>>>>>> )
>>>>>>>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
>>>>>>>>
>>>>>>>> I think [1] and [2] are not good enough, the other ideals like
>>>>>>>>
>>>>>>>> 3. encode target abi info in triple name. ex.
>>>>>>>> r...
2020 Jan 10
2
Encode target-abi into LLVM bitcode for LTO.
...e little weird approach to init target-abi option before construct AsmBackend[1] or reassign target-abi option in getSubtargetImpl and do some hack in backend[2].
>>>
>>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see llc.cpp)
>>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
>>>
>>> I think [1] and [2] are not good enough, the other ideals like
>>>
>>> 3. encode target abi info in triple name. ex. riscv64-unknown-elf-lp64d
>>> 4. encode target-abi into in target-feature (maybe it's not a good id...
2020 Jan 13
2
Encode target-abi into LLVM bitcode for LTO.
...ption
>> before construct AsmBackend[1] or reassign target-abi option in
>> getSubtargetImpl and do some hack in backend[2].
>> >>>
>> >>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see llc.cpp)
>> >>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
>> >>>
>> >>> I think [1] and [2] are not good enough, the other ideals like
>> >>>
>> >>> 3. encode target abi info in triple name. ex.
>> riscv64-unknown-elf-lp64d
>> >>> 4. encode target-abi...
2020 Jan 15
2
Encode target-abi into LLVM bitcode for LTO.
...reassign target-abi option in
>>>> getSubtargetImpl and do some hack in backend[2].
>>>> >>>
>>>> >>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see
>>>> llc.cpp)
>>>> >>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
>>>> >>>
>>>> >>> I think [1] and [2] are not good enough, the other ideals like
>>>> >>>
>>>> >>> 3. encode target abi info in triple name. ex.
>>>> riscv64-unknown-elf-lp64d
>...
2020 Jan 27
2
Encode target-abi into LLVM bitcode for LTO.
...abi option
> before construct AsmBackend[1] or reassign target-abi option in
> getSubtargetImpl and do some hack in backend[2].
> > >>>
> > >>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see llc.cpp)
> > >>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
> > >>>
> > >>> I think [1] and [2] are not good enough, the other ideals like
> > >>>
> > >>> 3. encode target abi info in triple name. ex.
> riscv64-unknown-elf-lp64d
> > >>> 4. encode target-abi...
2020 Jan 27
2
Encode target-abi into LLVM bitcode for LTO.
...] or reassign target-abi option in
>>> getSubtargetImpl and do some hack in backend[2].
>>> > >>>
>>> > >>> 1. https://reviews.llvm.org/D72245#change-sHyISc6hOqcy (see
>>> llc.cpp)
>>> > >>> 2. https://reviews.llvm.org/D72246 (see RISCVAsmBackend.h)
>>> > >>>
>>> > >>> I think [1] and [2] are not good enough, the other ideals like
>>> > >>>
>>> > >>> 3. encode target abi info in triple name. ex.
>>> riscv64-unknown-elf-lp64d
>...