Displaying 9 results from an estimated 9 matches for "conv17".
Did you mean:
conv1
2012 Jan 26
0
[LLVMdev] [llvm-commits] [PATCH] BasicBlock Autovectorization Pass
...63, i32 2
%1 = load i8* %incdec.ptr11, align 1, !tbaa !0
%incdec.ptr13 = getelementptr inbounds i8* %r.063, i32 3
%2 = load i8* %incdec.ptr12, align 1, !tbaa !0
%conv14 = zext i8 %0 to i32
%mul = mul nsw i32 %conv14, 123
%conv15 = zext i8 %1 to i32
%mul16 = mul nsw i32 %conv15, 321
%conv17 = zext i8 %2 to i32
%mul18 = mul nsw i32 %conv17, 567
%add = add i32 %mul16, %mul
%add19 = add i32 %add, %mul18
%conv20 = trunc i32 %add19 to i8
%incdec.ptr21 = getelementptr inbounds i8* %w.065, i32 1
store i8 %conv20, i8* %w.065, align 1, !tbaa !0
%mul23 = mul nsw i32 %conv14, 234...
2012 Jan 26
0
[LLVMdev] [llvm-commits] [PATCH] BasicBlock Autovectorization Pass
On Thu, Jan 26, 2012 at 3:41 PM, Hal Finkel <hfinkel at anl.gov> wrote:
> On Thu, 2012-01-26 at 15:36 -0600, Sebastian Pop wrote:
>> arm-none-linux-gnueabi
>
> Indeed, adding -ccc-host-triple arm-none-linux-gnueabi I also get
Minor remark: please use -target instead of -ccc-host-triple that is
now deprecated.
Thanks for looking at this testcase.
Sebastian
--
Qualcomm
2012 Jan 26
2
[LLVMdev] [llvm-commits] [PATCH] BasicBlock Autovectorization Pass
On Thu, 2012-01-26 at 15:36 -0600, Sebastian Pop wrote:
> arm-none-linux-gnueabi
Indeed, adding -ccc-host-triple arm-none-linux-gnueabi I also get
vectorization (even though I don't get vectorization when targeting
x86_64). I'll let you know what I find.
-Hal
--
Hal Finkel
Postdoctoral Appointee
Leadership Computing Facility
Argonne National Laboratory
2012 Jan 26
3
[LLVMdev] [llvm-commits] [PATCH] BasicBlock Autovectorization Pass
On Thu, 2012-01-26 at 15:12 -0600, Sebastian Pop wrote:
> On Thu, Jan 26, 2012 at 2:49 PM, Hal Finkel <hfinkel at anl.gov> wrote:
> > Thanks! Did you compile with any non-default flags other than -mllvm
> > -vectorize?
>
> I used -O3 and -vectorize, no other non-default flags.
If I run clang -O3 -mllvm -vectorize -S -emit-llvm -o test.ll test.c
then I get no
2015 Jan 23
2
[LLVMdev] question about enabling cfl-aa and collecting a57 numbers
...nds ([16
> x i16]* @pA, i64 0, i64 14)
>
> LICM: Promoting value stored to in loop: i16* getelementptr inbounds ([16
> x i16]* @pA, i64 0, i64 15)
>
> LICM sinking instruction: %conv32 = trunc i32 %add31 to i16
>
> LICM sinking instruction: %add31 = sub nsw i32 %conv18, %conv17
>
> LICM sinking instruction: %conv22 = trunc i32 %sub to i16
>
> LICM sinking instruction: %sub = sub nsw i32 %conv17, %conv18
>
> LICM sinking instruction: %conv19 = trunc i32 %add to i16
>
>
>
> clang -c --target=aarch64-linux-gnu -mcpu=cortex-a57 -Ofast -ml...
2015 Jan 24
2
[LLVMdev] question about enabling cfl-aa and collecting a57 numbers
...0, i64 14)
> >
> > LICM: Promoting value stored to in loop: i16* getelementptr inbounds
> > ([16 x i16]* @pA, i64 0, i64 15)
> >
> > LICM sinking instruction: %conv32 = trunc i32 %add31 to i16
> >
> > LICM sinking instruction: %add31 = sub nsw i32 %conv18, %conv17
> >
> > LICM sinking instruction: %conv22 = trunc i32 %sub to i16
> >
> > LICM sinking instruction: %sub = sub nsw i32 %conv17, %conv18
> >
> > LICM sinking instruction: %conv19 = trunc i32 %add to i16
> >
> >
> >
> > clang -c --target=aar...
2015 Jan 23
2
[LLVMdev] question about enabling cfl-aa and collecting a57 numbers
Works for me
On Thu, Jan 22, 2015 at 8:27 PM, Daniel Berlin <dberlin at dberlin.org> wrote:
> We should use graph edges, so we can do something better at set build time
> :)
>
>
> On Thu Jan 22 2015 at 5:20:46 PM George Burgess IV <
> george.burgess.iv at gmail.com> wrote:
>
>> > Should we be added an edge from the inttoptr to all other pointer
>>
2015 Jan 26
2
[LLVMdev] question about enabling cfl-aa and collecting a57 numbers
...moting value stored to in loop: i16* getelementptr
> > > inbounds
> > > ([16 x i16]* @pA, i64 0, i64 15)
> > >
> > > LICM sinking instruction: %conv32 = trunc i32 %add31 to i16
> > >
> > > LICM sinking instruction: %add31 = sub nsw i32 %conv18, %conv17
> > >
> > > LICM sinking instruction: %conv22 = trunc i32 %sub to i16
> > >
> > > LICM sinking instruction: %sub = sub nsw i32 %conv17, %conv18
> > >
> > > LICM sinking instruction: %conv19 = trunc i32 %add to i16
> > >
> > >
&...
2013 Feb 14
1
[LLVMdev] LiveIntervals analysis problem
...v.i.i.i.i, 65535
%conv11.i.i.i.i = trunc i32 %neg.i.i.i.i to i16
store i16 %conv11.i.i.i.i, i16* %arraydecay.i.i.i.i, align 2, !tbaa !5
%145 = load i16* %arrayidx14.i.i.i.i, align 2, !tbaa !5
%conv15.i.i.i.i = zext i16 %145 to i32
%146 = load i16* %arrayidx16.i.i.i.i, align 2, !tbaa !5
%conv17.i.i.i.i = zext i16 %146 to i32
%sub.i.i.i.i = sub nsw i32 %conv15.i.i.i.i, %conv17.i.i.i.i
%cmp.i3.i.i.i = icmp sgt i32 %sub.i.i.i.i, 0
br i1 %cmp.i3.i.i.i, label %if.then19.i.i.i.i, label %if.end29.i.i.i.i
if.then19.i.i.i.i: ; preds = %if.end7.i.i.i.i
%147 =...