search for: chip

I sent an email out to freebsd-net without a response, soo this is my last attempt at getting any assistance here. I have a QLE3142-CU-CK (rebranded NetXen NX3-20GCU w/ NX3031 chipset) with no driver support in *BSD from anything I saw. I came across solaris's ntxn driver which seems to work appropriately but I have no use for solaris as a host o/s. Naturally I'll attempt at trying to get the driver to work myself, however I'm far from knowledgeable on the method...

During the last two weeks there has been some discussion in freebsd-questions and freebsd-stable about the prospects of FreeBSD support for some motherboard devices associated with the Intel 865PE/875P and ICH5/ICH5R support chips now showing up in recent motherboard designs. The 865PE/875P chips are called MCH (memory controller hub) or "northbridge" chips. The ICH5/ICH5R chips are called ICH (i/o controller hub) or "southbridge" chips. The 865PE/875P chips are used on most new motherboards that supp...

This is a maintenance release of Chips & Technologies DDX for X.Org X Server. No testing has been done due to the lack of equipment availability. Please note that the code may not compile against X Server 1.20 since it no longer supports 24-bit color. The DDX compiles cleanly without compilation warnings on X Server 1.19.6. Kevin...

This is a bug fix release of Chips & Technologies DDX for X.Org X Server. There was an X Server crash bug with the Version 1.3 and older code when the code was converted for a newer vgaHW ABI. This affects devices older than the HiQVideo generation. This release fixes this particular issue. Please note that the code may not com...

...ddc: Use own thunk function instead of vgaHWddc1SetSpeedWeak Update for xserver 1.17 Alan Coopersmith (2): Add iopl.h to source lists in util/Makefile.am so it gets packaged Require ANSI C89 pre-processor, drop pre-C89 token pasting support Matt Turner (1): xf86-video-chips 1.2.6 git tag: xf86-video-chips-1.2.6 http://xorg.freedesktop.org/archive/individual/driver/xf86-video-chips-1.2.6.tar.bz2 MD5: 7c3ac8a7338367b05d9315d65ef91226 xf86-video-chips-1.2.6.tar.bz2 SHA1: b8312cd084ba6d5604a59c1f1469cf8fd612018a xf86-video-chips-1.2.6.tar.bz2 SHA256: 99aef5cf9f58391...

Adam Jackson (1): Adapt Block/WakeupHandler signature for ABI 23 Matt Turner (1): xf86-video-chips 1.2.7 git tag: xf86-video-chips-1.2.7 https://xorg.freedesktop.org/archive/individual/driver/xf86-video-chips-1.2.7.tar.bz2 MD5: 927104427d9d373141a3bd04b23e39ad xf86-video-chips-1.2.7.tar.bz2 SHA1: ec0944c94b50a0b2078af6a025226e5f383422ce xf86-video-chips-1.2.7.tar.bz2 SHA256: 6ea8688c5eeaba...

Adam Jackson (3): Death to RCS tags. Fix distcheck chips 1.2.0 Brice Goglin (1): Define CHIPS_*_VERSION* using PACKAGE_VERSION_* Dave Airlie (4): chips: pciaccess conversion add another missing rename file chips: remove ALLOCATE_LOCAL chips: optionalise 1/4bpp support James Cloos (2): Rename .cvsignore to .gitignor...

...gphy3 pnpinfo oui=0x1be9 model=0x22 rev=0x0 at phyno=4 # grep bge /var/run/dmesg.boot bge0: <Broadcom unknown BCM5719, ASIC rev. 0x5719001> mem 0xf6bf0000-0xf6bfffff, 0xf6be0000-0xf6beffff,0xf6bd0000-0xf6bdffff irq 32 at device 0.0 on pci3 bge0: CHIP ID 0x05719001; ASIC REV 0x5719; CHIP REV 0x57190; PCI-E miibus0: <MII bus> on bge0 bge0: Ethernet address: 2c:76:8a:54:08:14 bge1: <Broadcom unknown BCM5719, ASIC rev. 0x5719001> m...

...works perfectly. My friend (known for his deep pockets and short arms) purchased an X100P card from Ebay. He's had no end of problems with line noise, dropped called etc so I thought I would compare the two cards. Plus mine was delivered within two days his to three weeks. I mention a main chip I'm not an electrical engineer but I assume its some kind of DSP chip..... Dodgy Ebay X100P - Smaller form factor with shorter than "normal" PCI Pins (by "normal" I'm comparing it to the Adaptec SCSI card I have in the machine and an Intel Pro 100 network card). No hea...

...'t want the hypervisor > + * continuing to perform reads or writes against that destroyed buffer. > + * > + * This driver does not support concurrent send and recv operations. Mutual > + * exclusion is upheld by the tpm_mutex lock held in tpm-interface.c around the > + * calls to chip->ops->send and chip->ops->recv. > + * > + * The intended hypervisor-side implementation is as follows. > + * > + * while true: > + * await next virtio buffer. > + * expect first descriptor in chain to be guest-to-host. > + * read tpm comm...

Hi, does anyone have any idea whether VIA VT6102 "Rhine II" and Realtek RTL 8100 Ethernet chips are supported by FreeBSD? The hardware list for supported chips does list 'VT86C100A "Rhine II"' but according to VIA website VT86C100A is actually just "Rhine" and it is obviously not the same chip. (The 'VT3043 "Rhine I"' chip mentioned in hardwar...

Sorry for the long letter! I have recently started using R. For the start I have tried to repeat examples from Milliken & Johnson "Analysis of Messy Data - Analysis of Covariance", but I can not replicate it in R. The example is chocolate chip experiment. Response variable vas time to dissolve chocolate chip in seconds (time), covariate was time to dissolve butterscotch chip (bstime), and type was a type of chocolate chip. Problem is that I obtain different degrees of freedom compared to one in the book. Could it be sum of squares proble...

Hi, I wanted to know if anyone could tell me how i can make a chip that uses Celt to code the signal of a microphone, the chip will need a low latency as well so which chip should i take and how can modify celt, so that it fits for the chip? greets yon -------------- next part -------------- An HTML attachment was scrubbed... URL: http://lists.xiph.org/pipermai...

...continuing to perform reads or writes against that destroyed buffer. > >> + * > >> + * This driver does not support concurrent send and recv operations. Mutual > >> + * exclusion is upheld by the tpm_mutex lock held in tpm-interface.c around the > >> + * calls to chip->ops->send and chip->ops->recv. > >> + * > >> + * The intended hypervisor-side implementation is as follows. > >> + * > >> + * while true: > >> + * await next virtio buffer. > >> + * expect first descriptor in cha...

Hello, The manufacturer Cirrus has launched a chip, the CS7410, which can handle decompression of MP3, WMA and "future formats". It contains an 'audio' 16 bit DSP and an ARM core and is supposed to be a cheap solution, IE to be put into cheap $50 CD players. Here's the link to the article on it: http://www.electronicsweekly.c...

Skipped content of type multipart/mixed-------------- next part -------------- A non-text attachment was scrubbed... Name: not available Type: application/pgp-signature Size: 187 bytes Desc: This is a digitally signed message part. Url : http://lists.freebsd.org/pipermail/freebsd-stable/attachments/20080617/73afe727/attachment.pgp

...rying the small subset of files/folders. There are entries of looking up each file that is missing, but never copying them Here is the relevant log entries for some files and a directory that did not copy: [2014/02/19 15:14:13.823511, 5] ../source3/smbd/dir.c:493(dptr_create) dptr_create dir=Chip/FromCD/myTempHPF/ScAnVP6.2.1w/templates/Brain_Atlas [2014/02/19 15:14:13.823555, 3] ../source3/smbd/dir.c:665(dptr_create) creating new dirptr 0 for path Chip/FromCD/myTempHPF/ScAnVP6.2.1w/templates/Brain_Atlas, expect_close = 0 [2014/02/19 15:14:13.823598, 6] ../source3/smbd/dir.c:1025(smbd_di...

I am currently trying to use LLVM (version 3.2) to generate code for a cluster where each node in the cluster will be running a 64-bit X86 chip, but *not* necessarily the same version of the X86 chip throughout the cluster. I am specifying that I want Position-Independent Code produced because the generated machine code may get moved (before it is executed) to a different logical address that where it is built by the JIT Compiler. Furt...

...consumption might be reduced if the GPU is in use but the HDA controller is not, because the HDA controller is now allowed to go to D3hot. Before, it was forced to stay in D0 as long as the GPU was in use. (There is no reduction in power consumption on my Nvidia GK107, but there might be on other chips.) The code paths for legacy manual power control are adjusted such that runtime PM is disabled during power off, thereby preventing the PM core from resuming the HDA controller. Note that the device link is not only added on vga_switcheroo capable systems, but for *any* GPU with integrated HDA c...

I am trying to upload into R 143 Affymetrix chips onto using R on the NIH Nimbus server. I can load 10 chips without a problem, however, when I try to load 143 I receive a error message: cannot create a vector of 523263 KB. I have expanded the memory of R as follows: R --min-vsize=10M --max-vsize=2500M --min-nsize=10M -max-nsize=50M (as specifi...