search for: 9015f006

Displaying 2 results from an estimated 2 matches for "9015f006".

Did you mean: 20151006
2019 Feb 01
2
[RFC] arm64_32: upstreaming ILP32 support for AArch64
...n inbounds gep in addrspace 0 into to a load of an inbounds gep in addrspace 1. +1 This is basically what we do for one address space on AMDGPU -Matt -------------- next part -------------- An HTML attachment was scrubbed... URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20190201/9015f006/attachment.html>
2019 Feb 01
4
[EXT] [RFC] arm64_32: upstreaming ILP32 support for AArch64
Hi Eli, Thanks for the comments. On Thu, 31 Jan 2019 at 19:48, Eli Friedman <efriedma at quicinc.com> wrote: > > We teach CodeGenPrepare to sink GEPs as GEPs, and preserve the > > inbounds marker. This is the only way they can possibly be exposed to > > SDAG at the basic block level. > > Isn't addr-sink-using-gep already a thing? Yes, I'm not sure why I