Displaying 2 results from an estimated 2 matches for "62bf3cc9".
2016 Dec 20
0
Assign different RegClasses to a virtual register based on 'uniform' attribute?
On Tue, Dec 20, 2016 at 11:00:09AM +0800, Ruiling Song wrote:
> Hi,
>
> I am working on a new LLVM target for Intel GPU, which also has same kind
> of scalar/vector register classes used in AMDGPU target. Like for a i32
> virtual register, it will be held in scalar register if its value is
> uniform across a wavefront/warp, otherwise it will be in a vector register.
> Does
2016 Dec 21
3
Assign different RegClasses to a virtual register based on 'uniform' attribute?
...ugh all the MIs and fix regClass if
needed would be ok. Am I thinking it too simple?
- Ruiling
>
> -Tom
>
> > - Ruiling
--
- Ruiling
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.llvm.org/pipermail/llvm-dev/attachments/20161221/62bf3cc9/attachment.html>