Displaying 6 results from an estimated 6 matches for "1rosen".
Did you mean:
rosen
2011 May 24
2
[LLVMdev] predicates and conditional execution
2011/5/24 Justin Holewinski <justin.holewinski at gmail.com>:
> On Tue, May 24, 2011 at 3:02 AM, roy rosen <roy.1rosen at gmail.com> wrote:
>>
>> Hi,
>>
>> I was wondering if LLVM supports predicates and conditional execution.
>> Something like we have in IA64.
>> There is a register class of predicates and then every instruction may
>> be predicated by a register from t...
2011 May 24
0
[LLVMdev] predicates and conditional execution
On Tue, May 24, 2011 at 8:35 AM, roy rosen <roy.1rosen at gmail.com> wrote:
> 2011/5/24 Justin Holewinski <justin.holewinski at gmail.com>:
> > On Tue, May 24, 2011 at 3:02 AM, roy rosen <roy.1rosen at gmail.com> wrote:
> >>
> >> Hi,
> >>
> >> I was wondering if LLVM supports predicates and c...
2011 May 24
0
[LLVMdev] predicates and conditional execution
On Tue, May 24, 2011 at 3:02 AM, roy rosen <roy.1rosen at gmail.com> wrote:
> Hi,
>
> I was wondering if LLVM supports predicates and conditional execution.
> Something like we have in IA64.
> There is a register class of predicates and then every instruction may
> be predicated by a register from this class.
> For example:
>...
2011 May 24
6
[LLVMdev] predicates and conditional execution
Hi,
I was wondering if LLVM supports predicates and conditional execution.
Something like we have in IA64.
There is a register class of predicates and then every instruction may
be predicated by a register from this class.
For example:
cmp_less p, x, y // p is a predicate which gets the result of x < y
p add x, x, 2 // if p then do the add instruction
Is there support in LLVM to something
2011 May 23
0
[LLVMdev] Fwd: instruction description
Hi
I am porting llvm to a new architecture.
I have two register classes r and d.
many instructions are like "add r,r,r" or "add d,d,d" so their
operands are either all r or all d but they do the same operation.
How do I describe such an instruction with its two alternatives in the .td file?
When doing it in GCC you have the alternatives mechanism in the insn
description.
Is
2011 Jun 05
0
[LLVMdev] PRE optimization in LLVM
Hi All,
Is there a global PRE optimization in LLVM?
What I found is something in the GVN pass which states that this is a local PRE.
Is there something else regarding PRE in LLVM?
Thanks, Roy.