Displaying 6 results from an estimated 6 matches for "0x0010a004".
Did you mean:
0x0010a008
2015 Apr 13
3
[PATCH v4] pmu/gk20a: PMU boot support
...= nv_rd32(priv, 0x0010a018) & nv_rd32(priv, 0x0010a01c);
+
+ intr = nv_rd32(priv, 0x0010a008) & mask;
+
+ nv_debug(priv, "received falcon interrupt: 0x%08x\n", intr);
+ gk20a_pmu_enable_irq(priv, pmc, false);
+
+ if (!intr || priv->pmu_state == PMU_STATE_OFF) {
+ nv_wr32(priv, 0x0010a004, intr);
+ nv_error(priv, "pmu state off\n");
+ gk20a_pmu_enable_irq(priv, pmc, true);
+ }
+
+ if (intr & 0x10)
+ nv_error(priv, "pmu halt intr not implemented\n");
+
+ if (intr & 0x20) {
+ nv_error(priv, "exterr interrupt not impl..Clear interrupt\n");
+...
2015 Apr 08
3
[PATCH V2] pmu/gk20a: PMU boot support.
...;
+
+ mask = nv_rd32(ppmu, 0x0010a018) & nv_rd32(ppmu, 0x0010a01c);
+
+ intr = nv_rd32(ppmu, 0x0010a008) & mask;
+
+ nv_error(ppmu, "received falcon interrupt: 0x%08x", intr);
+ pmu_enable_irq(ppmu, pmc, false);
+ if (!intr || pmu->pmu_state == PMU_STATE_OFF) {
+ nv_wr32(ppmu, 0x0010a004, intr);
+ nv_error(ppmu, "pmu state off\n");
+ pmu_enable_irq(ppmu, pmc, true);
+ goto out;
+ }
+ if (intr & 0x10)
+ nv_error(ppmu, "pmu halt intr not implemented");
+
+ if (intr & 0x20) {
+ nv_error(ppmu,
+ "pmu exterr intr not implemented. Clearing interrup...
2015 Apr 30
2
[PATCH v4] pmu/gk20a: PMU boot support
...0x0010a008) & mask;
>> +
>> + nv_debug(priv, "received falcon interrupt: 0x%08x\n", intr);
>> + gk20a_pmu_enable_irq(priv, pmc, false);
>> +
>> + if (!intr || priv->pmu_state == PMU_STATE_OFF) {
>> + nv_wr32(priv, 0x0010a004, intr);
>> + nv_error(priv, "pmu state off\n");
>> + gk20a_pmu_enable_irq(priv, pmc, true);
>> + }
>> +
>> + if (intr & 0x10)
>> + nv_error(priv, "pmu halt intr not implemented\n");
>...
2015 Mar 11
0
[PATCH] pmu/gk20a: PMU boot support.
...> +
> + intr = nv_rd32(ppmu, 0x0010a008) & mask;
> +
> + nv_debug(ppmu, "received falcon interrupt: 0x%08x", intr);
> + pmu_enable_irq(ppmu, pmc, false);
> + if (!intr || pmu->pmu_state == PMU_STATE_OFF) {
> + nv_wr32(ppmu, 0x0010a004, intr);
> + nv_error(ppmu, "pmu state off\n");
> + pmu_enable_irq(ppmu, pmc, true);
> + goto out;
> + }
> + if (intr & 0x10) {
> + nv_error(ppmu,
> + "pmu halt intr not...
2015 Mar 11
3
[PATCH] pmu/gk20a: PMU boot support.
...+ mask = nv_rd32(ppmu, 0x0010a018) &
+ nv_rd32(ppmu, 0x0010a01c);
+
+ intr = nv_rd32(ppmu, 0x0010a008) & mask;
+
+ nv_debug(ppmu, "received falcon interrupt: 0x%08x", intr);
+ pmu_enable_irq(ppmu, pmc, false);
+ if (!intr || pmu->pmu_state == PMU_STATE_OFF) {
+ nv_wr32(ppmu, 0x0010a004, intr);
+ nv_error(ppmu, "pmu state off\n");
+ pmu_enable_irq(ppmu, pmc, true);
+ goto out;
+ }
+ if (intr & 0x10) {
+ nv_error(ppmu,
+ "pmu halt intr not implemented");
+ pmu_dump_falcon_stats(pmu);
+ }
+ if (intr & 0x20) {
+ nv_error(ppmu,
+ "pmu exterr...
2015 Mar 12
2
[PATCH] pmu/gk20a: PMU boot support.
...> +
> + intr = nv_rd32(ppmu, 0x0010a008) & mask;
> +
> + nv_debug(ppmu, "received falcon interrupt: 0x%08x", intr);
> + pmu_enable_irq(ppmu, pmc, false);
> + if (!intr || pmu->pmu_state == PMU_STATE_OFF) {
> + nv_wr32(ppmu, 0x0010a004, intr);
> + nv_error(ppmu, "pmu state off\n");
> + pmu_enable_irq(ppmu, pmc, true);
> + goto out;
> + }
> + if (intr & 0x10) {
> + nv_error(ppmu,
> + "pmu halt intr not...