llvm dev - Dec 2021 - [RFC] SPIR-V backend integration

Hi all,

Intel, Arm and Khronos are proposing to start the integration of SPIR-V backend
to LLVM.

The general RFC was discussed previously in March 2021
(https://lists.llvm.org/pipermail/llvm-dev/2021-March/148905.html). This backend
has been developed in the Khronos repository by Intel and Arm
(https://github.com/KhronosGroup/LLVM-SPIRV-Backend). The code has been
refactored so it does not require extra changes from GlobalISel or other LLVM
target-independent infrastructure. We have added a pretty extensive LIT test
suite for the backend functionality.

SPIR-V triple was upstreamed into the LLVM trunk in the middle of November
(https://reviews.llvm.org/D109144). We have submitted for consideration the
first patch (https://reviews.llvm.org/D115009) - this is a stub for the SPIR-V
backend. Please feel free to review it. All comments are welcome.

---------------------------------------------------------------------------------------
Some additional comments:

As it still has some missing functionality (e.g. exposing some of the SPIR-V
execution model, image support, complete atomics support, missing translation of
some of llvm intrinsics), it is now proposed to be upstreamed as an experimental
backend. Current LIT pass rate is 60% and the plan is to have a full conformance
before promoting to the production backend. We do keep the backend operation
compatible with LLVM/SPIR-V Translator
(https://github.com/KhronosGroup/SPIRV-LLVM-Translator) so the future
integration of the backend would be as seamless as possible.

SPIR-V specification could be found here:
https://www.khronos.org/registry/SPIR-V/specs/unified1/SPIRV.html.

Best regards,
Ilya

--------------------------------------------------------------------
Joint Stock Company Intel A/O
Registered legal address: Krylatsky Hills Business Park,
17 Krylatskaya Str., Bldg 4, Moscow 121614,
Russian Federation

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.llvm.org/pipermail/llvm-dev/attachments/20211208/ee13f316/attachment.html>

+cc

On Wed, Dec 8, 2021 at 11:50 PM Diyachkov, Iliya via llvm-dev <
llvm-dev at lists.llvm.org> wrote:
> Hi all,
>
> Intel, Arm and Khronos are proposing to start the integration of SPIR-V
> backend to LLVM.
>
> The general RFC was discussed previously in March 2021 (
> https://lists.llvm.org/pipermail/llvm-dev/2021-March/148905.html). This
> backend has been developed in the Khronos repository by Intel and Arm (
> https://github.com/KhronosGroup/LLVM-SPIRV-Backend). The code has been
> refactored so it does not require extra changes from GlobalISel or other
> LLVM target-independent infrastructure. We have added a pretty extensive
> LIT test suite for the backend functionality.
>
> SPIR-V triple was upstreamed into the LLVM trunk in the middle of November
> (https://reviews.llvm.org/D109144). We have submitted for consideration
> the first patch (https://reviews.llvm.org/D115009) - this is a stub for
> the SPIR-V backend. Please feel free to review it. All comments are
welcome.
>
>
>
---------------------------------------------------------------------------------------
> Some additional comments:
>
> As it still has some missing functionality (e.g. exposing some of the
> SPIR-V execution model, image support, complete atomics support, missing
> translation of some of llvm intrinsics), it is now proposed to be
> upstreamed as an experimental backend. Current LIT pass rate is 60% and the
> plan is to have a full conformance before promoting to the production
> backend. We do keep the backend operation compatible with LLVM/SPIR-V
> Translator (https://github.com/KhronosGroup/SPIRV-LLVM-Translator) so the
> future integration of the backend would be as seamless as possible.
>
> SPIR-V specification could be found here:
> https://www.khronos.org/registry/SPIR-V/specs/unified1/SPIRV.html.
>
> Best regards,
> Ilya
>
>
> --------------------------------------------------------------------
> Joint Stock Company Intel A/O
> Registered legal address: Krylatsky Hills Business Park,
> 17 Krylatskaya Str., Bldg 4, Moscow 121614,
> Russian Federation
>
> This e-mail and any attachments may contain confidential material for
> the sole use of the intended recipient(s). Any review or distribution
> by others is strictly prohibited. If you are not the intended
> recipient, please contact the sender and delete all copies.
> _______________________________________________
> LLVM Developers mailing list
> llvm-dev at lists.llvm.org
> https://lists.llvm.org/cgi-bin/mailman/listinfo/llvm-dev
>

-- 
Aleksandr Bezzubikov
-------------- next part --------------
An HTML attachment was scrubbed...
URL:
<http://lists.llvm.org/pipermail/llvm-dev/attachments/20211209/2b5ceac8/attachment.html>