This fixes a bug in which HVM VCPUs running on AMD have their TSC offset clobbered (to zero) when they switch to real mode. The consequences of this are nearly unnoticeable in most cases, but the AMD folks (Tom Woller & Travis Betak) agree this is a (minor) bug and have been waiting forever for me to port and post this so they can strike it off their TODO lists. Signed-off-by: David Lively <dlively@virtualiron.com> Signed-off-by: Ben Guthro <bguthro@virtualiron.com> _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel