Displaying 20 results from an estimated 11000 matches similar to: "[LLVMdev] LLVM developer available for short term contract work."
2011 Jul 16
0
short term contract - seeking ruby developer
Email me if you are looking for short term RoR jQuery projects.
- Clark
--
You received this message because you are subscribed to the Google Groups "Ruby on Rails: Talk" group.
To post to this group, send email to rubyonrails-talk-/JYPxA39Uh5TLH3MbocFF+G/Ez6ZCGd0@public.gmane.org
To unsubscribe from this group, send email to
2008 Jan 16
1
[LLVMdev] Compiler opening at Microchip, Bangalore
Hello,
We have an excellent opportunity for compiler enthusiasts having
significant experience in writing compilers for microcontrollers.
The job is based in Bangalore, India and would require someone who is
willing to relocate here and is authorized to work here without
sponsorship.
Development experience on LLVM compiler system would be a plus. Required
education is a graduate or
2011 Aug 23
0
Need Ruby on Rails - Developer /Lead Developer / QA , Irvine, CA , Long Term Contract
Hi
We have an requirement for* Ruby on Rails.* If you are interested please
send your responses on rama-O0YxMKRD1Am1Z/+hSey0Gg@public.gmane.org only
Please go through the requirement and let me know your interest and please
respond with the expected Billing Rate
* *
*Position Title: **Ruby on Rails - Developer /Lead Developer / QA*
*Location: **Irvine, CA*
*Duration: Long Term Contract*
2006 Mar 12
0
RoR Developer needed - short-term assignment
Hey all,
My apologies for re-posting, but we at the Internet Radio Project
(http://www.projectkir.org) could really use a RoR developer. It''s time
to move away from the core PHP implementation we''ve got. This IS a PAID
position... and we''d assist by providing the templates, css, etc... and
could turn into ongoing development work.
I''ve posted a listing on
2011 Aug 10
0
Short term position in Rome: R trainer and developer
Hi
Our organisation, Food and Agricultural Organization of the United Nations (FAO) has launched a small pilot project to encourage the use of R within FAO. In this regard, we are looking for a motivated person with strong skills in R, able to teach R to beginners, and to develop specific packages on request.
More specifically, the candidate will be given the challenge to build staff's
2012 Mar 02
1
R developer opportunity in a computational marketing startup
Dear R users/developers,
I am posting on behalf of a friend who is looking for R developers.
The requirements are :
- Available to work/re-locate to Bangalore, India
- Over 5 - 6 years of solid R experience is essential
- The ideal candidate should have worked on regression
modeling and predictive models
- Experience using Big Data technologies (like Hadoop)
2012 Apr 17
0
Required: Ruby on Rails developer in Bangalore
About Us:
An online commerce start-up based out of Bangalore. The co-founders are
alumni of IIT Delhi.
******************************************
Following is a brief job description:
Designation: Lead Developer Ruby on Rails
Experience: 1-6 Years
Technical proficiency: Ruby on Rails, JavaScript, JQuery, AJAX, SQL
The desired candidate should have:
Expertise in designing and implementing
2009 Dec 25
1
[LLVMdev] SoftenSetCCOpernads in LegalizeFloatTypes.cpp
On Mon, 2009-10-05 at 16:54 -0700, Eli Friedman wrote:
> On Mon, Oct 5, 2009 at 11:11 AM, Sanjiv Gupta
> <sanjiv.gupta at microchip.com> wrote:
> > Sanjiv Gupta wrote:
> >> Sanjiv Gupta wrote:
> >>
> >>> Duncan Sands wrote:
> >>>
> >>>
> >>>> Hi Sanjiv, I think a lot of the softening code assumes you are
2009 Oct 05
0
[LLVMdev] SoftenSetCCOpernads in LegalizeFloatTypes.cpp
On Mon, Oct 5, 2009 at 11:11 AM, Sanjiv Gupta
<sanjiv.gupta at microchip.com> wrote:
> Sanjiv Gupta wrote:
>> Sanjiv Gupta wrote:
>>
>>> Duncan Sands wrote:
>>>
>>>
>>>> Hi Sanjiv, I think a lot of the softening code assumes you are dealing
>>>> with float (32 bits). So it's not just a matter of changing the libcall
2009 Oct 05
2
[LLVMdev] SoftenSetCCOpernads in LegalizeFloatTypes.cpp
Sanjiv Gupta wrote:
> Sanjiv Gupta wrote:
>
>> Duncan Sands wrote:
>>
>>
>>> Hi Sanjiv, I think a lot of the softening code assumes you are dealing
>>> with float (32 bits). So it's not just a matter of changing the libcall
>>> return type.
>>>
>>>
>>>
>> Yes, we are dealing with 32-bits
2009 Jul 20
0
CodeWarrior for Microcontrollers under Wine, can't install
Hello,
I'm trying to install CodeWarrior for Microcontrollers, an IDE used for
development of embedded systems using microcontrollers from Freescale.
(the Special Edition is available freely from their web page)
The install begins correctly, however it aborts suddenly. Terminal
output is:
(7) [renan at amaranth:~] $ wine /media/Renan/CW_MCU_V6_2_SE_11262008.exe
2009 Jul 16
0
[LLVMdev] llvm-ld -disable-opt behavior.
On Wed, Jul 15, 2009 at 7:29 PM, sanjiv gupta<sanjiv.gupta at microchip.com> wrote:
> On Wed, 2009-07-15 at 10:37 -0700, Devang Patel wrote:
>> On Wed, Jul 15, 2009 at 9:32 AM, sanjiv gupta<sanjiv.gupta at microchip.com> wrote:
>> > Consider the example command line below
>> >
>> > $ llvm-ld -disable-opt hello.bc -l std -o hello.out
>> >
2009 Jun 29
4
[LLVMdev] llvmc for PIC16
Mikhail Glushenkov wrote:
> Hi Sanjiv,
>
> 2009/6/18 Sanjiv Gupta <sanjiv.gupta at microchip.com>:
>
>> Hi Mikhail,
>> Thanks for your wonderful help so far. I have few more questions to ask:
>>
>> How do I modify the driver to pick tools from where the driver itself
>> resides, rather than from the PATH?
>> Do I need to write some C++ code
2009 Sep 02
0
Opening for Senior Web Developer (Ruby on Rails)
CastleRock Research Information Pvt. Ltd. is looking for talented
Senior Web Developer with a history of commercial product & consumer-
oriented web application design and high-end development and exposure
to the full project life cycle. The successful candidate must have an
excellent working knowledge of software design patterns, best
practices followed in development cycle, a clear
2009 Sep 30
0
[LLVMdev] SoftenSetCCOpernads in LegalizeFloatTypes.cpp
Sanjiv Gupta wrote:
> Duncan Sands wrote:
>
>> Hi Sanjiv, I think a lot of the softening code assumes you are dealing
>> with float (32 bits). So it's not just a matter of changing the libcall
>> return type.
>>
>>
> Yes, we are dealing with 32-bits only. But why the cmp libcalls have to
> return a 32-bit value.
> e.g. Our libcall for
2009 Sep 11
1
[LLVMdev] tblgen bug in handling case , switch_on
Mikhail Glushenkov wrote:
> Hi,
>
> On Thu, Sep 10, 2009 at 8:01 PM, Sanjiv Gupta
> <sanjiv.gupta at microchip.com> wrote:
>
>> Why do we need both 'conflict' and 'warning' ?
>>
>
> 'warning' just prints a warning, 'conflict' is a fatal error.
>
> A better example would be something like:
>
> (warning (and
2009 Jun 30
2
[LLVMdev] llvmc for PIC16
Mikhail Glushenkov wrote:
> Hi Sanjiv,
>
> 2009/6/29 Sanjiv Gupta <sanjiv.gupta at microchip.com>:
>
>> I want to retrieve the value of argv[0] (which was passed to main function
>> of the driver) in PrependCustomizedPath.
>>
>
> I've added a way to access argv[0] in hooks:
> http://thread.gmane.org/gmane.comp.compilers.llvm.cvs/50789
>
2009 Jun 15
3
[LLVMdev] llvmc for PIC16
Mikhail Glushenkov wrote:
> Hi Sanjiv,
>
> 2009/6/15 Sanjiv Gupta <sanjiv.gupta at microchip.com>:
>
>> Hi Mikhail,
>> How do you build mcc16 executable?
>>
>
> This should work:
>
> $ cd $LLVM_DIR/tools/llvmc/examples/mcc16
> $ make
>
>
I configure llvm into a separate directory from source.
When I do the steps you mentioned in
2008 Oct 16
0
[LLVMdev] INSERT_SUBREG node.
On Oct 15, 2008, at 11:21 AM, sanjiv gupta wrote:
>>>
>>
>> Ok. The AX / AH super-reg and sub-reg relationship is not defined. In
>> general x86 is not making good use of the high 8-bit sub-registers.
>> We
>> are leaving some performance on the table. We'll probably fix it one
>> day. However, this doesn't apply to your target, right? There
2008 Oct 20
1
[LLVMdev] INSERT_SUBREG node.
On Mon, 2008-10-20 at 08:07 -0700, Evan Cheng wrote:
> On Oct 20, 2008, at 7:10 AM, sanjiv gupta wrote:
>
> >>>
> >>> PR2916 filed.
> >>> Though I did not quite understand why this could be a tablegen bug?
> >>
> >>
> >> Based on your comments. :-) It should be possible to specify two FSR0
> >> sub-registers (FSR0L,