search for: xrstor

Displaying 20 results from an estimated 20 matches for "xrstor".

Did you mean: fxrstor
2010 Aug 31
2
[PATCH 2/3 v2] XSAVE/XRSTOR: fix frozen states
If a guest sets a state and dirties the state, but later temporarily clears the state, and at this time if this vcpu is scheduled out, then other vcpus may corrupt the state before the vcpu is scheduled in again, thus the state cannot be restored correctly. To solve this issue, this patch save/restore all states unconditionally on vcpu context switch. Signed-off-by: Weidong Han
2009 Sep 29
0
[PATCH] vmx: add the support of XSAVE/XRSTOR to VMX guest
XSAVE/XRSTOR manages the existing and future processor extended states on x86 architecture. The XSAVE/XRSTOR infrastructure is defined in Intel SDMs: http://www.intel.com/products/processor/manuals/ The patch uses the classical CR0.TS based algorithm to manage the states on context switch. At present, we kno...
2010 Dec 22
0
[PATCH 2/2] xsave: extend xsave/xrstor support to all (64) features
This patch supports xsave (CPUID:0x0000000D) enumeration for all sub-leaves. In specific, it fixes the following issues: 1. The sub-leaves of CPUID:0x0000000D aren''t contiguous. Hypervisor shouldn''t use register values to stop the enumeration. This patch moves checking on XSAVE sub-leaves out of if-else statement. It also bumps up sub-leaves to 63. 2. It creates a common
2010 Oct 29
1
[Patch 0/4] Refining Xsave/Xrestore support - Version 2
...ore support. There are four patches included. Patch 1/4: Cleaning up existing Xsave code in Xen. Replace xfeature_low and xfeature_high with a u64 variable xfeature_mask. In structure hvm_vcpu, rename xfeature_mask to xcr0 Provide EDX:EAX with all bits set to 1 for XSAVE and XRSTOR as spec recommends Patch 2/4: Adding Xsave/Xrestore support for PV guests. Feature is exposed via CPUID. XSETBV is trapped and emulated by Xen (via GP#). Patch 3/4: Expose AVX to guest OSs. Patch 4/4: Adding guest save/restore support when Xsave/Xrestore are available. Adding a pair...
2013 Jun 04
12
[PATCH 0/4] XSA-52..54 follow-up
The first patch really isn''t as much of a follow-up than what triggered the security issues to be noticed in the first place. 1: x86: preserve FPU selectors for 32-bit guest code 2: x86: fix XCR0 handling 3: x86/xsave: adjust state management 4: x86/fxsave: bring in line with recent xsave adjustments The first two I would see as candidates for 4.3 (as well as subsequent backporting,
2019 Mar 30
1
[PATCH 2/5] x86: Convert some slow-path static_cpu_has() callers to boot_cpu_has()
...err); else XSTATE_OP(XSAVE, xstate, lmask, hmask, err); @@ -275,7 +275,7 @@ static inline void copy_kernel_to_xregs_booting(struct xregs_state *xstate) WARN_ON(system_state != SYSTEM_BOOTING); - if (static_cpu_has(X86_FEATURE_XSAVES)) + if (boot_cpu_has(X86_FEATURE_XSAVES)) XSTATE_OP(XRSTORS, xstate, lmask, hmask, err); else XSTATE_OP(XRSTOR, xstate, lmask, hmask, err); @@ -497,8 +497,7 @@ static inline void fpregs_activate(struct fpu *fpu) * - switch_fpu_finish() restores the new state as * necessary. */ -static inline void -switch_fpu_prepare(struct fpu *old_fpu, int...
2013 Jul 10
0
xen_4.2.2-1_amd64.changes ACCEPTED into unstable
...d-depend on libssl-dev. (closes: #712366) * Enable hardening as much as possible. * Re-enable ocaml build fixes. (closes: #695176) * Check for out-of-bound values in CPU affinity setup. CVE-2013-2072 * Fix information leak on AMD CPUs. CVE-2013-2076 * Recover from faults on XRSTOR. CVE-2013-2077 * Properly check guest input to XSETBV. CVE-2013-2078 Checksums-Sha1: 879cfb8869de8a844466554cd6c1faf66f7b9453 2189 xen_4.2.2-1.dsc 54e42252cd65f134479a5af3c773a16cebf52905 5860055 xen_4.2.2.orig.tar.gz 1113f4eda7c73344d5036225b36172f1e8ab8b1e 67070 xen_4.2.2-1.debia...
2013 Sep 28
0
[xen-4.1-testing test] 19846: regressions - trouble: broken/fail/pass
...ec15a90460378fc8c67362f73f6fdc Author: Jan Beulich <jbeulich@suse.com> Date: Wed Sep 25 12:11:52 2013 +0200 x86/xsave: initialize unused register state when restoring for guest In order to avoid leaking register contents from the prior use of the registers restored through xrstor due to a guest enabling certain xcr0 bits late (particularly after the context restor in question), force restoring of all known registers (the ones that never got saved would be forced to their init state). This is CVE-2013-1442 / XSA-62. Signed-off-by: Jan Beulich &l...
2011 Nov 24
0
[PATCH 6/6] X86: implement PCID/INVPCID for hvm
...16:15:19 2011 +0800 @@ -84,6 +84,7 @@ #define X86_CR4_VMXE 0x2000 /* enable VMX */ #define X86_CR4_SMXE 0x4000 /* enable SMX */ #define X86_CR4_FSGSBASE 0x10000 /* enable {rd,wr}{fs,gs}base */ +#define X86_CR4_PCIDE 0x20000 /* enable PCID */ #define X86_CR4_OSXSAVE 0x40000 /* enable XSAVE/XRSTOR */ #define X86_CR4_SMEP 0x100000/* enable SMEP */ _______________________________________________ Xen-devel mailing list Xen-devel@lists.xensource.com http://lists.xensource.com/xen-devel
2011 Sep 23
1
[PATCH] Add save/restore support for viridian APIC assist pfn
...rr { DECLARE_HVM_SAVE_TYPE(MTRR, 14, struct hvm_hw_mtrr); /* - * Viridian hypervisor context. - */ - -struct hvm_viridian_context { - uint64_t hypercall_gpa; - uint64_t guest_os_id; -}; - -DECLARE_HVM_SAVE_TYPE(VIRIDIAN, 15, struct hvm_viridian_context); - - -/* * The save area of XSAVE/XRSTOR. */ @@ -580,9 +568,26 @@ struct hvm_hw_cpu_xsave { #define CPU_XSAVE_CODE 16 +/* + * Viridian hypervisor context. + */ + +struct hvm_viridian_domain_context { + uint64_t hypercall_gpa; + uint64_t guest_os_id; +}; + +DECLARE_HVM_SAVE_TYPE(VIRIDIAN_DOMAIN, 15, struct hvm_viridian_doma...
2013 Sep 23
11
[PATCH v4 0/4] x86/HVM: miscellaneous improvements
The first and third patches are cleaned up versions of an earlier v3 submission by Yang. 1: Nested VMX: check VMX capability before read VMX related MSRs 2: VMX: clean up capability checks 3: Nested VMX: fix IA32_VMX_CR4_FIXED1 msr emulation 4: x86: make hvm_cpuid() tolerate NULL pointers Signed-off-by: Jan Beulich <jbeulich@suse.com>
2012 Oct 14
0
need help with passthrough of intel igp
...uping on. Total pages: 255913 [ 0.000000] Policy zone: DMA32 [ 0.000000] Kernel command line: BOOT_IMAGE=/boot/vmlinuz-3.2.0-31-generic root=UUID=38d88295-c619-4e57-b88d-ca382c2b53a8 ro recovery nomodeset [ 0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes) [ 0.000000] xsave/xrstor: enabled xstate_bv 0x7, cntxt size 0x340 [ 0.000000] Checking aperture... [ 0.000000] No AGP bridge found [ 0.000000] Calgary: detecting Calgary via BIOS EBDA area [ 0.000000] Calgary: Unable to locate Rio Grande table in EBDA - bailing! [ 0.000000] Memory: 992164k/1040384k available...
2010 Jan 15
8
XEN 3.4.2 /proc/xen/balloon doesn''t exist
-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1 I am new to XEN. Try to move from vmware and Virtualbox (I use both now). Unfortunately, Debian Squeeze no longer support xen (out of the box no dom0) So I am trying to make it myself. I have installed xen 3.4.2 from source, did make world and installed. Got the kernel source from from the git repository with the xen patches following the xen
2011 Oct 26
0
PCIe errors handled by OS
...-alloc: [0] 0 1 2 3 4 5 6 7 Built 1 zonelists in Zone order, mobility grouping on. Total pages: 4110522 Policy zone: Normal Kernel command line: ro root=/dev/md2 crashkernel=129M at 0M SYSFONT=latarcyrheb-sun16 LANG=en_US.UTF-8 KEYTABLE=de PID hash table entries: 4096 (order: 3, 32768 bytes) xsave/xrstor: enabled xstate_bv 0x7, cntxt size 0x340 Checking aperture... No AGP bridge found AMD-Vi disabled by default: pass amd_iommu=on to enable PCI-DMA: Using software bounce buffering for IO (SWIOTLB) Placing 64MB software IO TLB between ffff880024000000 - ffff880028000000 software IO TLB at phys 0x2400...
2014 Dec 18
3
Issue with Libguestfs
...e: panic=1 console=ttyS0 udevtimeout=6000 no_timer_check acpi=off printk.time=1 cgroup_disable=memory root=/dev/sdb selinux=0 guestfs_verbose=1 TERM=xterm [ 0.000000] Disabling memory control group subsystem [ 0.000000] PID hash table entries: 2048 (order: 2, 16384 bytes) [ 0.000000] xsave/xrstor: enabled xstate_bv 0x7, cntxt size 0x340 [ 0.000000] Checking aperture... [ 0.000000] No AGP bridge found [ 0.000000] Memory: 483860k/511988k available (5336k kernel code, 400k absent, 27728k reserved, 7017k data, 1288k init) [ 0.000000] Hierarchical RCU implementation. [ 0.000000] N...
2012 Sep 29
2
Doubled up RAM to 32 GB - now how to speed up a LAPP server?
...-alloc: [0] 0 1 2 3 4 5 6 7 Built 1 zonelists in Zone order, mobility grouping on. Total pages: 8247466 Policy zone: Normal Kernel command line: ro root=/dev/md2 crashkernel=131M at 0M SYSFONT=latarcyrheb-sun16 LANG=en_US.UTF-8 KEYTABLE=de PID hash table entries: 4096 (order: 3, 32768 bytes) xsave/xrstor: enabled xstate_bv 0x7, cntxt size 0x340 Checking aperture... No AGP bridge found PCI-DMA: Using software bounce buffering for IO (SWIOTLB) Placing 64MB software IO TLB between ffff880024000000 - ffff880028000000 software IO TLB at phys 0x24000000 - 0x28000000 Memory: 32772900k/34600960k available...
2012 Jul 31
4
BTRFS crash on mount with 3.4.4
...root panic=20 resume=/dev/sdb3 usbcore.autosuspend=1 i915.modeset=1 pcie_aspm=force rootflags=subvol=backuproot cryptopts=source=/dev/sdb4,keyscript=/sbin/cryptgetpw [ 0.000000] PCIe ASPM is forcibly enabled [ 0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes) [ 0.000000] xsave/xrstor: enabled xstate_bv 0x7, cntxt size 0x340 [ 0.000000] Checking aperture... [ 0.000000] No AGP bridge found [ 0.000000] Calgary: detecting Calgary via BIOS EBDA area [ 0.000000] Calgary: Unable to locate Rio Grande table in EBDA - bailing! [ 0.000000] Memory: 7906336k/8886272k availabl...
2010 Aug 21
24
Freeze with 2.6.32.19 and xen-4.0.1rc5
Hi, i have big trouble with a Debian Lenny dom0 and latest kernel 2.6.32.19 with xen-4.0.1rc5. Due some reason the system freezes from time to time. I used kernel 2.6.31.9 with xen-3.4.2 before. The machine doesn''t write anything to serial console so there are no errors or something like that. Perhaps there is something to see from the logs ... Hardware Board: Intel DQ45CB CPU:
2019 Aug 09
117
[RFC PATCH v6 00/92] VM introspection
The KVM introspection subsystem provides a facility for applications running on the host or in a separate VM, to control the execution of other VM-s (pause, resume, shutdown), query the state of the vCPUs (GPRs, MSRs etc.), alter the page access bits in the shadow page tables (only for the hardware backed ones, eg. Intel's EPT) and receive notifications when events of interest have taken place
2019 Aug 09
117
[RFC PATCH v6 00/92] VM introspection
The KVM introspection subsystem provides a facility for applications running on the host or in a separate VM, to control the execution of other VM-s (pause, resume, shutdown), query the state of the vCPUs (GPRs, MSRs etc.), alter the page access bits in the shadow page tables (only for the hardware backed ones, eg. Intel's EPT) and receive notifications when events of interest have taken place