search for: xiay

Displaying 1 result from an estimated 1 matches for "xiay".

Did you mean: xiao
2016 Feb 25
0
[PATCH] fifo/gk104: fix chid bit mask
From: Xia Yang <xiay at nvidia.com> Fix the channel id bit mask in FIFO schedule timeout error handling. FIFO_ENGINE_STATUS_NEXT_ID is bit 27:16 thus 0x0fff0000. FIFO_ENGINE_STATUS_ID is bit 11:0 thus 0x00000fff. Signed-off-by: Xia Yang <xiay at nvidia.com> Reviewed-by: Alexandre Courbot <acourbot...