Displaying 1 result from an estimated 1 matches for "xfeature_enabled_mask".
2009 Sep 29
0
[PATCH] vmx: add the support of XSAVE/XRSTOR to VMX guest
...sting and future processor extended states on x86
architecture.
The XSAVE/XRSTOR infrastructure is defined in Intel SDMs:
http://www.intel.com/products/processor/manuals/
The patch uses the classical CR0.TS based algorithm to manage the states on
context switch.
At present, we know 3 bits in the XFEATURE_ENABLED_MASK: FPU, SSE and YMM.
YMM is defined in Intel AVX Programming Reference:
http://software.intel.com/sites/avx/
One more patch to support hvm guest''s save/restore by defining a pair of new
HVM_REGISTER_SAVE_RESTORE save/load handlers will be posted later.
Thanks,
-- Dexuan
________________...