Displaying 3 results from an estimated 3 matches for "x86_feature_xtpr".
Did you mean:
x86_feature_mtrr
2011 Nov 24
0
[PATCH 4/6] X86: Disable PCID/INVPCID for pv
..., Jinsong <jinsong.liu@intel.com>
diff -r 0b15aa9541dc tools/libxc/xc_cpufeature.h
--- a/tools/libxc/xc_cpufeature.h Thu Nov 17 18:41:59 2011 +0800
+++ b/tools/libxc/xc_cpufeature.h Thu Nov 17 23:09:45 2011 +0800
@@ -78,6 +78,7 @@
#define X86_FEATURE_CX16 13 /* CMPXCHG16B */
#define X86_FEATURE_XTPR 14 /* Send Task Priority Messages */
#define X86_FEATURE_PDCM 15 /* Perf/Debug Capability MSR */
+#define X86_FEATURE_PCID 17 /* Process Context ID */
#define X86_FEATURE_DCA 18 /* Direct Cache Access */
#define X86_FEATURE_SSE4_1 19 /* Streaming SIMD Extensions...
2008 Nov 19
0
[PATCH] support CPUID hypervisor feature bit
...===================================================================
--- 2008-10-27.orig/xen/arch/x86/traps.c 2008-10-27 11:14:44.000000000 +0100
+++ 2008-10-27/xen/arch/x86/traps.c 2008-11-19 10:16:27.000000000 +0100
@@ -754,6 +754,7 @@ static void pv_cpuid(struct cpu_user_reg
__clear_bit(X86_FEATURE_XTPR % 32, &c);
__clear_bit(X86_FEATURE_PDCM % 32, &c);
__clear_bit(X86_FEATURE_DCA % 32, &c);
+ __set_bit(X86_FEATURE_HYPERVISOR % 32, &c);
break;
case 0x80000001:
/* Modify Feature Information. */
Index: 2008-10-27/xen/include/asm-x86/cpu...
2007 Aug 09
0
[PATCH] x86/hvm: miscellaneous CPUID handling changes
...4*32+ 7) /* Enhanced SpeedStep */
#define X86_FEATURE_TM2 (4*32+ 8) /* Thermal Monitor 2 */
+#define X86_FEATURE_SSSE3 (4*32+ 9) /* Supplemental Streaming SIMD Extensions-3 */
#define X86_FEATURE_CID (4*32+10) /* Context ID */
#define X86_FEATURE_CX16 (4*32+13) /* CMPXCHG16B */
#define X86_FEATURE_XTPR (4*32+14) /* Send Task Priority Messages */
+#define X86_FEATURE_PDCM (4*32+15) /* Perf/Debug Capability MSR */
+#define X86_FEATURE_DCA (4*32+18) /* Direct Cache Access */
+#define X86_FEATURE_SSE4_1 (4*32+19) /* Streaming SIMD Extensions 4.1 */
+#define X86_FEATURE_SSE4_2 (4*32+20) /* Streaming...