Displaying 7 results from an estimated 7 matches for "x86_feature_mc".
Did you mean:
x86_feature_mce
2009 Aug 25
2
[PATCH 1/1] XEN: enlighten, use uninitialized_var(cx)
...en/enlighten.c
+++ b/arch/x86/xen/enlighten.c
@@ -202,7 +202,7 @@ static void xen_cpuid(unsigned int *ax, unsigned int *bx,
static __init void xen_init_cpuid_mask(void)
{
- unsigned int ax, bx, cx, dx;
+ unsigned int ax, bx, uninitialized_var(cx), dx;
cpuid_leaf1_edx_mask =
~((1 << X86_FEATURE_MCE) | /* disable MCE */
--
1.6.3.3
2009 Aug 25
2
[PATCH 1/1] XEN: enlighten, use uninitialized_var(cx)
...en/enlighten.c
+++ b/arch/x86/xen/enlighten.c
@@ -202,7 +202,7 @@ static void xen_cpuid(unsigned int *ax, unsigned int *bx,
static __init void xen_init_cpuid_mask(void)
{
- unsigned int ax, bx, cx, dx;
+ unsigned int ax, bx, uninitialized_var(cx), dx;
cpuid_leaf1_edx_mask =
~((1 << X86_FEATURE_MCE) | /* disable MCE */
--
1.6.3.3
2009 Aug 25
2
[PATCH 1/1] XEN: enlighten, use uninitialized_var(cx)
...en/enlighten.c
+++ b/arch/x86/xen/enlighten.c
@@ -202,7 +202,7 @@ static void xen_cpuid(unsigned int *ax, unsigned int *bx,
static __init void xen_init_cpuid_mask(void)
{
- unsigned int ax, bx, cx, dx;
+ unsigned int ax, bx, uninitialized_var(cx), dx;
cpuid_leaf1_edx_mask =
~((1 << X86_FEATURE_MCE) | /* disable MCE */
--
1.6.3.3
2012 May 22
20
[PATCH] RFC: Linux: disable APERF/MPERF feature in PV kernels
Hi,
while testing some APERF/MPERF semantics I discovered that this feature
is enabled in Xen Dom0, but is not reliable.
The Linux kernel''s scheduler uses this feature if it sees the CPUID bit,
leading to costly RDMSR traps (a few 100,000s during a kernel compile)
and bogus values due to VCPU migration during the measurement.
The attached patch explicitly disables this CPU capability
2008 Nov 04
7
[PATCH 1/1] Xen PV support for hugepages
...eg
{
/* Modify Feature Information. */
__clear_bit(X86_FEATURE_VME, &d);
- __clear_bit(X86_FEATURE_PSE, &d);
+ if (!opt_allow_hugepage)
+ __clear_bit(X86_FEATURE_PSE, &d);
__clear_bit(X86_FEATURE_PGE, &d);
__clear_bit(X86_FEATURE_MCE, &d);
__clear_bit(X86_FEATURE_MCA, &d);
@@ -2002,9 +2003,12 @@ static int emulate_privileged_op(struct
case 4: /* Read CR4 */
/*
* Guests can read CR4 to see what features Xen has enabled. We
- * therefore lie about PGE & PSE as...
2013 Sep 23
11
[PATCH v4 0/4] x86/HVM: miscellaneous improvements
The first and third patches are cleaned up versions of an earlier v3
submission by Yang.
1: Nested VMX: check VMX capability before read VMX related MSRs
2: VMX: clean up capability checks
3: Nested VMX: fix IA32_VMX_CR4_FIXED1 msr emulation
4: x86: make hvm_cpuid() tolerate NULL pointers
Signed-off-by: Jan Beulich <jbeulich@suse.com>
2008 Nov 13
69
[PATCH 00 of 38] xen: add more Xen dom0 support
Hi Ingo,
Here''s the chunk of patches to add Xen Dom0 support (it''s probably
worth creating a new xen/dom0 topic branch for it).
A dom0 Xen domain is basically the same as a normal domU domain, but
it has extra privileges to directly access hardware. There are two
issues to deal with:
- translating to and from the domain''s pseudo-physical addresses and
real machine