search for: vslt

Displaying 6 results from an estimated 6 matches for "vslt".

Did you mean: volt
2008 Sep 13
2
moving from aov() to lmer()
Hello, I've used this command to analyse changes in brain volume: mod1<-aov(Volume~Sex*Lobe*Tissue+Error(Subject/(Lobe*Tissue)),data.vslt) I'm comparing males/females. For every subject I have 8 volume measurements (4 different brain lobes and 2 different tissues (grey/white matter)). As aov() provides only type I anovas, I would like to use lmer() with type II, however, I have struggled to find the right syntaxis. How should...
2008 Sep 14
2
Help please! How to code a mixed-model with 2 within-subject factors using lme or lmer?
...O g 65998 subect3 0 O w 29758 subect3 0 P g 118026 subect3 0 P w 91903 subect3 0 T g 156279 subect3 0 T w 82349 .... I'm trying to see if there is an interaction Sex*Lobe*Tissue. This is the command I use with aov(): mod1<-aov(Volume~Sex*Lobe*Tissue+Error(Subject/(Lobe*Tissue)),data.vslt) Subject is a random effect, Sex, Lobe and Tissue are fixed effects; Sex is an outer factor (between subjects), and Lobe and Tissue are inner factors (within-subjects); and there is indeed a significant 3-way interaction. I was told, however, that the results reported by aov() may depend on the o...
2020 Jun 25
2
How to implement load/store for vector predicate register
...i r5, 0x00010001 // load immediate (compare bit mask for v32i16) to r5 10 movr2vr.dup vr2, r5 // duplicate content of r5 into vr2 11 vand.u16 vr2, vr1, vr2 // vector and, element type is 16 bit unsigned integer, vr2 = vr1 & vr2, now we have moved compare bits from vr1 to vr2 now 12 vslt.s16 vpr0, vr0, vr2 // vector set when less than, element type is 16 bit signed integer, now we have moved compare bits from vr1 to vpr0 13 ldi r5, 0x00020002 // load immediate (carry bit mask for v32i16) to r5 14 movr2vr.dup vr2, r5 // duplicate content of r5 into vr2 15 vand.u16 v...
2009 Apr 09
0
[PATCH] Fix xm pci-attach/detach for inactive managed domains
...ing patch solves the problems. # xm list Name ID Mem VCPUs State Time(s) Domain-0 0 1024 2 r----- 51.5 vm1 512 2 0.0 # xm pci-list vm1 VSlt domain bus slot func 0x3 0x0 0x01 0x00 0x0 0x4 0x0 0x01 0x00 0x1 0x10 0x0 0x00 0x1a 0x0 # xm pci-attach vm1 0:0:1a.1 11 Error: int argument required Usage: xm pci-attach [-o|--options=<opt>] <Domain> <domain:bus:slot.func> [virtual slot...
2020 Jun 26
2
How to implement load/store for vector predicate register
...i r5, 0x00010001 // load immediate (compare bit mask for v32i16) to r5 10 movr2vr.dup vr2, r5 // duplicate content of r5 into vr2 11 vand.u16 vr2, vr1, vr2 // vector and, element type is 16 bit unsigned integer, vr2 = vr1 & vr2, now we have moved compare bits from vr1 to vr2 now 12 vslt.s16 vpr0, vr0, vr2 // vector set when less than, element type is 16 bit signed integer, now we have moved compare bits from vr1 to vpr0 13 ldi r5, 0x00020002 // load immediate (carry bit mask for v32i16) to r5 14 movr2vr.dup vr2, r5 // duplicate content of r5 into vr2 15 vand.u16 v...
2011 Aug 31
10
Yet Another PCI passthrough question
Hello all, I''m trying to pass my PCI device through to an HVM. I''m following the steps on the xen pci passthrough wiki. First I check my pci devices #lspci - 03:00.0 VGA compatible controller: ATI Technologies Inc Device 671d 03:00.1 Audio device: ATI Technologies Inc Device aa80 04:00.0 Display controller: ATI Technologies Inc Device 671d 04:00.1 Audio device: ATI