Displaying 3 results from an estimated 3 matches for "vreg51".
Did you mean:
vreg1
2017 Feb 21
2
Error at Pre-regalloc Machine LICM: "getVRegDef assumes a single definition or no definition"' failed.
...re-regalloc Machine LICM: Test ********
Entering BB#4
Hoist non-reg-pressure: %vreg50<def> = VLOAD_D 1; MSA128D:%vreg50 dbg:IfVectorize.c:37:16
Hoisting %vreg50<def> = VLOAD_D 1; MSA128D:%vreg50 dbg:IfVectorize.c:37:16
from BB#4 to BB#3
Hoist non-reg-pressure: %vreg51<def> = VLOAD_D 0; MSA128D:%vreg51
Hoisting %vreg51<def> = VLOAD_D 0; MSA128D:%vreg51
from BB#4 to BB#3
Can't remat / high reg-pressure: %vreg54<def> = COPY %vreg50; BoolMask:%vreg54
MSA128D:%vreg50 dbg:IfVectorize.c:37:16
Can't remat / high reg-pressu...
2012 Jul 15
0
[LLVMdev] Issue with Machine Verifier and earlyclobber
...at @dsin(float) nounwind readnone
declare float @dcos(float) nounwind readnone
declare float @dasin(float) nounwind readnone
You will get the following error:
*** Bad machine code: No live range at def ***
- function: f3
- basic block: entry 0x9e5d2bc (BB#0) [0B;3360B)
- instruction: 2440e %vreg51<earlyclobber,def> = tLDRspi <fi#0>, 0,
pred:14, pred:%noreg; mem:LD4[FixedStack0] tGPR:%vreg51
- operand 0: %vreg51<earlyclobber,def>
2440e is not live in [2440r,2976r:0) 0 at 2440r
*** Bad machine code: Early clobber def must be at an early-clobber slot ***
- function: f3...
2012 Jul 15
2
[LLVMdev] Issue with Machine Verifier and earlyclobber
On Jul 15, 2012, at 9:20 AM, Borja Ferrer <borja.ferav at gmail.com> wrote:
> Jakob, one more hint, I've placed some asserts around the code you added and noticed that the InlineSpiller::insertReload() function is not being called.
>
> 2012/7/14 Borja Ferrer <borja.ferav at gmail.com>
> Hello Jakob,
>
> I'm still getting the error, I can give you any other