Displaying 5 results from an estimated 5 matches for "vreduc".
Did you mean:
vreduce
2020 Apr 09
2
RFC: Promoting experimental reduction intrinsics to first class intrinsics
...void @parseHeaders(i64 * %ptr) {
%vptr = bitcast i64 * %ptr to <2 x i64> *
%vload = load <2 x i64>, <2 x i64> * %vptr, align 8
%b = shufflevector <2 x i64> %vload, <2 x i64> undef, <2 x i32> <i32 1,
i32 undef>
%c = or <2 x i64> %vload, %b
%vreduce = extractelement <2 x i64> %c, i32 0
%vcheck = icmp eq i64 %vreduce, 0
br i1 %vcheck, label %ret, label %trap
trap:
%v2 = extractelement <2 x i64> %vload, i32 1
call void @TrapFunc(i64 %v2)
ret void
ret:
ret void
}
~Craig
On Thu, Apr 9, 2020 at 10:04 AM Philip Reames vi...
2020 Apr 09
2
RFC: Promoting experimental reduction intrinsics to first class intrinsics
...> %vptr = bitcast i64 * %ptr to <2 x i64> *
> %vload = load <2 x i64>, <2 x i64> * %vptr, align 8
>
> %b = shufflevector <2 x i64> %vload, <2 x i64> undef, <2 x i32> <i32 1,
> i32 undef>
> %c = or <2 x i64> %vload, %b
> %vreduce = extractelement <2 x i64> %c, i32 0
>
> %vcheck = icmp eq i64 %vreduce, 0
> br i1 %vcheck, label %ret, label %trap
> trap:
> %v2 = extractelement <2 x i64> %vload, i32 1
> call void @TrapFunc(i64 %v2)
> ret void
> ret:
> ret void
> }
>
>...
2020 Jun 17
2
RFC: Promoting experimental reduction intrinsics to first class intrinsics
... %vload = load <2 x i64>, <2 x i64> * %vptr, align 8
>>
>> %b = shufflevector <2 x i64> %vload, <2 x i64> undef, <2 x
>> i32> <i32 1, i32 undef>
>> %c = or <2 x i64> %vload, %b
>> %vreduce = extractelement <2 x i64> %c, i32 0
>>
>> %vcheck = icmp eq i64 %vreduce, 0
>> br i1 %vcheck, label %ret, label %trap
>> trap:
>> %v2 = extractelement <2 x i64> %vload, i32 1
>> call void @TrapFunc(i64...
2020 Sep 09
4
RFC: Promoting experimental reduction intrinsics to first class intrinsics
...> *
>>> %vload = load <2 x i64>, <2 x i64> * %vptr, align 8
>>>
>>> %b = shufflevector <2 x i64> %vload, <2 x i64> undef, <2 x i32> <i32
>>> 1, i32 undef>
>>> %c = or <2 x i64> %vload, %b
>>> %vreduce = extractelement <2 x i64> %c, i32 0
>>>
>>> %vcheck = icmp eq i64 %vreduce, 0
>>> br i1 %vcheck, label %ret, label %trap
>>> trap:
>>> %v2 = extractelement <2 x i64> %vload, i32 1
>>> call void @TrapFunc(i64 %v2)
>>&g...
2020 Apr 08
7
RFC: Promoting experimental reduction intrinsics to first class intrinsics
Hi,
It’s been a few years now since I added some intrinsics for doing vector reductions. We’ve been using them exclusively on AArch64, and I’ve seen some traffic a while ago on list for other targets too. Sander did some work last year to refine the semantics after some discussion.
Are we at the point where we can drop the “experimental” from the name? IMO all target should begin to transition